

The logo for ESREF 2026 is a blue hexagon with a white circuit board pattern. The text "ESREF" is in yellow, bold, sans-serif font, and "2026" is in yellow, bold, sans-serif font, both centered within the hexagon.

**ESREF
2026**



INSTITUTE FOR
MICROELECTRONICS

EUROPEAN SYMPOSIUM ON
RELIABILITY OF ELECTRON DEVICES,
FAILURE PHYSICS AND ANALYSIS
SEPTEMBER 21-24, 2026

A background image showing hands working on a circuit board. One hand is using a soldering iron to solder a component, while the other hand is holding a component. The circuit board is populated with various electronic components, and there are many small, glowing orange lights scattered across the board.

**TECHNICAL
PROGRAM**

General Information	3
Welcome to ESREF 2026	3
Organizing Committee	5
Steering Committee	6
Technical Program Committee	7
Recognized Green Event	16
Patrons and Sponsors	17
Floorplan & Exhibition	19
Program Overview	27
Detailed Technical Program	31
Keynotes	31
Tutorials	36
Short Courses	50
Short Course 1 – Power Electronics	50
Short Course 2 – Emerging Technologies	53
Invited Talks	63
Industrial Session	74
Sessions	77
A-1: Quality and Reliability Assessment Techniques and Methods for Devices and Systems (Devices)	77
A-2: Quality and Reliability Assessment Techniques and Methods for Devices and Systems (Systems)	79

B-1: Reliability for Nanoelectronics (Cryogenic Temperatures)	81
B-2: Reliability for Nanoelectronics (Trap Physics, Low-Frequency Noise, and Reliability Modeling) .	83
B-3: Reliability for Nanoelectronics (Memory and Interconnect Technologies)	85
C-1: Progress in Failure Analysis: Defect Detection and Analysis (Sample preparation and Package Level FA)	87
C-2: Progress in Failure Analysis: Defect Detection and Analysis (Defect Localization and Physical Analysis)	89
D: Reliability of Microwave Devices and Circuits	91
E-1: Packaging and Assembly Reliability and Failure Analysis (Health Monitoring and Chip Package Interaction)	92
E-2: Packaging and Assembly Reliability and Failure Analysis (Reliability and Characterisation of Packaging Materials)	94
F1: Power Devices Reliability: Smart-Power Devices and Silicon Power Devices (Reliability of Power Devices and Related Materials)	96
F2-1: Power Devices Reliability: Wide-Bandgap Devices (SiC Power Devices)	98
F2-2: Power Devices Reliability: Wide-Bandgap Devices (GaN Power Devices)	100
F2-3: Power Devices Reliability: Wide-Bandgap Devices (GaN and SiC Power Devices)	102
F3: Power Devices Reliability: Power Electronic Systems	104
G: Photonics Reliability	106
H: MEMS and Sensor Reliability	108
I: Extreme environments, Radiation and ESD	110
J: Automotive and Industrial Electronic Reliability	112
Posters	113

We are delighted to welcome you to the **37th edition of ESREF**, hosted in the historic and culturally rich city of **Vienna**, Austria, by the **Institute for Microelectronics at TU Wien**. As a city renowned for its long-standing contributions to science, engineering, and innovation, Vienna provides an inspiring setting for this international symposium, bringing together leading experts in reliability, failure analysis, and semiconductor technology from around the world.

Over the decades, **ESREF** has established itself as one of the premier international forums for the exchange of cutting-edge research, innovative ideas, and technological advancements in the field of micro- and nanoelectronics reliability. The technical program spans **ten specialized tracks**, covering a broad spectrum of timely and important topics, including reliability assessment, nanoelectronics reliability, advances in failure analysis, power device reliability, photonics, MEMS and sensors, packaging and assembly, as well as electronics designed for extreme environments.

This year's program is the result of an extraordinary community effort. The Organizing Committee and the Technical Program Committee have worked over many months to assemble an exciting and comprehensive technical program that reflects the latest developments in our field. We are particularly proud to present around **30 invited presentations**, including inspiring keynote lectures, in-depth tutorials, and specialized short courses delivered by internationally recognized experts.

The response from the reliability community has been truly remarkable. We received **more than 250 abstract submissions** from around the world, demonstrating the continued vitality and relevance of **ESREF**. The paper

General Information

Welcome to ESREF 2026

2026 VIENNA
ESREF

selection process involved **nearly 300 reviewers**, whose dedication, expertise, and careful evaluations ensured that the highest-quality scientific contributions were selected for presentation.

Finally, we would like to express our sincere gratitude to all authors, reviewers, session organizers, track chairs, invited speakers, exhibitors, sponsors, and volunteers whose commitment has made **ESREF 2026** possible. It is a great honor for TU Wien to host this year's symposium, and we are proud to welcome the international reliability community to Vienna. We wish you an inspiring conference, productive discussions, and an enjoyable stay in one of Europe's most beautiful and vibrant cities.

Lado Filipovic
Co-Chair



Michael Waltl
General Chair

General Chair

Michael WATTL – Institute for Microelectronics, TU Wien, Austria

Vice Chair

Lado FILIPOVIC – Institute for Microelectronics, TU Wien, Austria

Technical Program Chairs

Alexander GRILL – imec, Belgium

Theresa KNOBLOCH – Institute for Microelectronics, TU Wien, Austria

Michael NELHIEBEL – KAI/Infineon Technologies Austria AG, Villach, Austria

Dominic WALDHÖR – Institute for Microelectronics, TU Wien, Austria

Conference Administration / Sponsorship and Exhibition

Theresa KILIAN – Institute for Microelectronics, TU Wien, Austria

Diana POP – Institute for Microelectronics, TU Wien, Austria

Webmaster/IT/Technical Support

Mahmood BAYAT – Institute for Microelectronics, TU Wien, Austria

Diana POP – Institute for Microelectronics, TU Wien, Austria

www.esref2026.org

E-Mail: esref@tuwien.ac.at

Phone:

Theresa Kilian: +43-1-58801-36008

Diana Pop: +43-1-58801-36066

Michael Watti: +43-1-58801-36050

Mailing address:

TU Wien/Institute for Microelectronics
attn. ESREF 2026

Gusshausstrasse 27-29/E360

1040 Vienna

Austria

Stay up to date
& follow us on:



F. ALTMANN – Fraunhofer IMWS-CAM, Germany
G. BREGLIO – University of Napoli, Italy
G. BUSATTO – University of Cassino and Southern Lazio, Italy
P. COVA – University of Parma, Italy
O. CREPEL – Airbus, France
P. GALY – STMicroelectronics, France
F. IANNUZZO – Polytechnic University of Turin, Italy
N. LABAT – IMS, University of Bordeaux, France
J.R. LLOYD – University of Albany, USA
F. MARC – IMS, University of Bordeaux, France
M. MENEHINI – University of Padova, Italy
L. MICHALAS – Democritus University of Thrace, Greece
G. MURA – University of Cagliari, Italy
M. NELHIEBEL – KAI / Infineon, Austria
N. NOLHIER – University of Toulouse, France
E. OLTHOF – NXP Semiconductors, Netherlands
G. PAPAIOANNOU – University of Athens, Greece
C. SALM – University of Twente, Netherlands
M. VANZI – CNR-IMM Bologna, Italy
M. WALTL – TU Wien, Austria

Emeritus Members:

M. BALEFUR – LAAS-CNRS, France	W. GERLING – Siemens AG / Infineon Technologies, Germany
A. BENSOUSSAN – TAS, France	R. HEIDERHOFF – University of Wuppertal, Germany
C. BOIT – TU Berlin, Germany	P. PERDU – ANADEF, France
M. CIAPPA – ETH Zürich, Switzerland	A. TOUBOUL – IMS, University of Bordeaux, France
Y. DANTO – IMS, University of Bordeaux, France	W. WONDRACK – Daimler Chrysler, Germany
I. DE WOLF – IMEC, Belgium	E. WOLFGANG – ECPE, Germany
F. FANTINI – University of Modena, Italy	

Track A: Quality and Reliability Assessment Techniques and Methods for Devices and Systems

Chairs: E. OLTHOF – NXP Semiconductors, Netherlands
C. SALM – University of Twente, Netherlands

Track B: Reliability for Nanoelectronics

Chairs: M. WALTL – Institute for Microelectronics, TU Wien, Austria
A. GRILL – IMEC, Belgium
K. WASCHNECK – Infineon Technologies, Germany

Track C: Progress in Failure Analysis: Defect Detection and Analysis

Chairs: G. MURA – DIEE University of Cagliari, Italy
S. CHEF – Temasek Laboratories @ NTU, Singapore
F. ALTMANN – Fraunhofer IMWS, Germany
C. HOBERT – Sector Technologies SAS, France

Track D: Reliability of Microwave Devices and Circuits

Chair: J.-G. TARTARIN – LAAS-CNRS & University of Toulouse, France

Track E: Packaging- and Assembly Reliability and Failure Analysis

Chairs: P. COVA – University of Parma, Italy
R. RONGEN – NXP Semiconductors, Netherlands
O. WITTNER – Fraunhofer, Germany
K. WEIDE-ZAAGE – RESRI IMS Leibniz Universität Hannover, Germany

Track F1: Power Devices Reliability: Smart-Power Devices and Silicon Power Devices

Chairs: M. NELHIEBEL – Infineon/KAI, Austria
T. BASLER – TU Chemnitz, Germany

Track F2: Power Devices Reliability: Wide-Bandgap Devices

Chairs: M. MENEGHINI – University of Padova, Italy
D. TRÉMOUILLES – LAAS-CNRS, France
V. RUSTICHELLI – IRT Saint Exupéry, France

Track F3: Power Devices Reliability: Power Electronic Systems

Chairs: H. WANG – Aalborg University, Denmark
O. HEGAZY – Vrije Universiteit Brussel, Belgium

Track G: Photonics Reliability

Chairs: M. GARCIA – III-V Lab, France
Y. DESHAYES – IMS Laboratory, France

Track H: MEMS and Sensor Reliability

Chair: L. MICHALAS – Democritus University of Thrace, Greece

Track I: Extreme Environments and Radiation

Chairs: F. PINTACUDA – ST Microelectronics, France
M. SIMICIC – IMEC, Belgium

Track J: Automotive and Industrial Electronic Reliability

Chairs: S. WACHTER – Robert Bosch AG, Austria
C. HAMETNER – Institute for Microelectronics, TU Wien, Austria

We would like to express our sincere gratitude to all members of the Program Committee for their valuable time, expertise, and dedication in reviewing and evaluating the submitted papers. The members of the Program Committee are listed below in alphabetical order (affiliations are given as stated in Easychair):

Ulrich ABELEIN – Infineon Technologies AG, Germany
Kamel ABOUDA – NXP EMC/ESD TOULOUSE, France
Maroun ALAM – IRT Saint Exupéry, Toulouse, France
Konstantina ALEXAKI – Institute of Molecular Biology and Biotechnology (IMBB), Foundation for Research and Technology - Hellas, Greece
Frank ALTMANN – Fraunhofer IMWS, Germany
Padmanabhan BALASUBRAMANIAN – Nanyang Technological University, Singapore
Christophe BANC – Safran Electronics & Defense, France
Guillaume BASCOUL – CNES, France
Thomas BASLER – Chemnitz University of Technology, Germany
Felix BEAUDOIN – GlobalFoundries, Germany
Laurent BECHOU – IMS Laboratory - University Bordeaux 1, France
Philippe BENECH – G2eLab, France
Joseph BERNSTEIN – Ariel University, Israel
Mauro BETTIATI – 3S PHOTONICS, France
Eduardo Augusto BEZERRA – UFSC, Brazil
Christian BOGNER – Infineon Technologies AG, Institute for Microelectronics TU Wien, Austria
Matteo BORGHA – imec, Belgium
Alessandro BORGHESE – University of Napoli Federico, Italy
Gianluca BOSELLI – Texas Instruments Inc, United States
Mounira BOUARROUDJ – SATIE Laboratory, France
Bertrand BOUDART – GREYC, France
Emilien BOUYSSOU – STMicroelectronics, Italy
Alexandre BOYER – LAAS-CNRS, France
Giovanni BREGLIO – University of Naples Federico, Italy

Matteo BUFFOLO – University of Padova, Italy
Giovanni BUSATTO – DAEIMI-Università di Cassino, Italy
Cyril BUTTAY – Laboratoire Ampere, INSA de Lyon, CNRS UMR 5005, France
Daniel CASSIDY – McMaster University, Canada
Alberto CASTELLAZZI – Solid-State Power Processing Lab, Engineering Faculty, Kyoto University of Advanced Science, Japan
Giorgio CELLERE – Rise Technology, Italy
Lorenzo CERATI – STMicroelectronics, Italy
Kiran CHATTY – Alpha and Omega Semiconductor Inc., United States
Samuel CHEF – Temasek Laboratories @ NTU, Singapore
Chun-Hao CHEN – International College of Semiconductor Technology, National Yangming Chiaotung University, Taiwan
Alessandro CHINI – University of Modena and Reggio Emilia, Italy
Jayhoon CHUNG – Texas Instruments, United States
Carmine CIOFI – University of Messina, Italy
Bernardo COUGO – IRT Saint-Exupery, France
Paolo COVA – University of Parma, Italy
Danijel DANKOVIC – Faculty of Electronic Engineering, University of Nis, Serbia
Vojkan DAVIDOVIC – Faculty of Electronic Engineering, University of Nis, Serbia
Susana DE LEON ALDACO – Universidad Internacional Iberoamericana, Mexico
Nicolas DEGRENNE – Mitsubishi Electric Research Centre Europe, United States
Nicola DELMONTE – Department of Engineering and Architecture - University of Parma, Italy
Erping DENG – Hefei University of Technology, China
Yannick DESHAYES – IMS Laboratory, France
Pascal DHERBECOURT – Université de Rouen Groupe de Physique des Matériaux, France
Lidia DOBRESCU – PUB, Romania
Laurent DUPONT – Université Gustave Eiffel, France
Jiajie FAN – Delft University of Technology, Netherlands
Xavier FEDERSPIEL – STMicroelectronics, Italy
Lado FILIPOVIC – TU Wien, Institute for Microelectronics, Austria
Armin FISCHER – Infineon Technologies AG, Germany
Sirine FRAJ – TU Wien, Institute for Microelectronics, Austria
Peter FRIEDRICHS – Infineon AG, Germany
Philippe GALY – STMicroelectronics, Italy

Chee Lip GAN – Nanyang Technological University, Singapore
 Michel GARCIA – III-V Lab, France
 Spiros GARDELIS – National and Kapodistrian University of Athens, Greece
 Christian GAUTIER – Presto Engineering, France
 Sylvain GIRARD – University of Saint-Etienne, France
 Szu Huat GOH – Qualcomm, Singapore
 Julien GOXE – NXP semiconducteurs, Netherlands
 Alessio GRIFFONI – De' Longhi Appliances s.r.l., Italy
 Alexander GRILL – imec, Belgium
 Gerhard GROOS – Universität der Bundeswehr München, Germany
 Gerald GUIBAUD – THALES SIX GTS FRANCE, France
 Christoph HAMETNER – TU Wien/Institute of Mechanics and Mechatronics, Austria
 Omar HEGAZY – Vrije Universiteit Brussel, Belgium
 Ralf HEIDERHOFF – University of Wuppertal, Germany
 Christian HOBERT – Sector Technologies, Germany
 Lip Sun HOW – AdvEOTec, Singapore
 Ali IBRAHIM – Université Gustave Eiffel, France
 Andrea IRACE – University of Naples Federico II, Italy
 Ferdinando IUCOLANO – STMicroelectronics, Italy
 Kristof JACOBS – IMEC, Belgium
 Johannes JAESCHKE – Fraunhofer Institute for Reliability and Microintegration IZM, Germany
 Nathalie JAUSSEIN – THALES ALENIA SPACE, France
 Matteas JELOVIC – TU Wien, Austria
 Bing JI – University of Leicester, United Kingdom
 Jose JIMENEZ – Qorvo, United States
 Juan JIMENEZ – Universidad de Valladolid, Spain
 Greg JOHNSON – Carl Zeiss Microscopy, United States
 Jean-Baptiste JULLIEN – Arianegroup, France
 Robert KAPLAR – Sandia National Labs, United States
 Markus KEIDLER – Osram Opto Semiconductor, Germany
 Golta KHATIBI – TU Wien, Austria
 Zoubir KHATIR – Université Gustave Eiffel, France

Michael KHAZHINSKY – Silicon Labs, United States
Theresa KILIAN – TU Wien, Institute for Microelectronics, Austria
Dongjin KIM – Korea Institute of Industrial Technology (KITECH), South Korea
Tsunenobu KIMOTO – Kyoto University, Japan
Kateryna KIRYUKHINA – Elemca, France
Theresia KNOBLOCH – TU Wien, Institute for Microelectronics, Austria
Kai KRIEDEL – Siemens Corporate Technology, Germany
Nathalie LABAT – IMS Lab, University of Bordeaux, France
Eckhard LANGER – Infineon, Germany
Stéphane LEFEBVRE – SATIE, France
Aivars LELIS – ARL, United States
Susan LI – Marvell, United States
Zhongning LIANG – NXP Semiconductors, Netherlands
Changze LIU – Huawei, China
Yi LIU – Wuhan University, China
William LO – NVIDIA, United States
Marie-Laure LOCATELLI – LAPLACE Laboratory, France
Pete LOSEE – Qorvo, United States
Sergiusz LUCZAK – Faculty of Mechatronics, Warsaw University of Technology, Poland
Haoze LUO – Zhejiang University, China
Josef LUTZ – Technical University Chemnitz, Germany
Chunlin LV – Xi'an Jiaotong University, China
Iman MADAEWA – TU Wien, Institute for Microelectronics, Austria
Nathalie MALBERT – IMS Lab, France
Emmanuel MARCAULT – CEA, France
Javier MATEOS – University of Salamanca, Spain
Amar MAVINKURVE – NXP Semiconductors, Netherlands
Matteo MEDDA – STMicroelectronics, Italy
Guillaume MEJECAZE – CEA (Atomic Energy Commission), France
Laurent MENDIZABAL – CEA-LETI, France
Matteo MENEGHINI – University of Padova, Italy
Roberto MENOZZI – Università di Parma, Italy

General Information

2026 VIENNA
ESREF

Technical Program Committee

Andreas MEYER – Globalfoundries Dresden, Germany
Loukas MICHALAS – Department of Electrical and Computer Engineering, Democritus University of Thrace, Greece
Andreas MIDDENDORF – Fraunhofer Institute for Reliability and Microintegration IZM, Germany
Mohd Faizul MOHD SABRI – University of Malaya, Malaysia
Stéphane MOREAU – CEA, LETI, France
Hervé MOREL – INSA/Ampère, France
Panagiota MORFOULI – Univ. Grenoble Alpes, IMEP-LAHC, 38000 Grenoble, France
Tadeu MOTA FRUTUOSO – CEA-LETI, France
Giovanna MURA – University of Cagliari, Italy
Koji NAKAMAE – Osaka University, Japan
Michael NELHIEBEL – KAI Kompetenzzentrum Automobil- und Industrieelektronik GmbH, Austria
Alexandra NICOLOIU – IMT-Bucharest, Romania
Nicolas NOLHIER – LAAS-CNRS / Université de Toulouse, France
Mateja NOVAK – Aalborg University, Denmark
Stefan OBERHOFF – Robert Bosch GmbH, Germany
Mototsugu OKUSHIMA – Renesas Electronics, Japan
Olivier OLIVIER – CNES, France
Edgar OLTHOF – NXP Semiconductors, Netherlands
Clemens OSTERMAIER – Infineon Technologies Austria AG, Austria
Amirouche OUMAZIZ – STMicroelectronics, Italy
Andrea PADOVANI – Applied Materials, Italy
George PAPAIOANNOU – University of Athens, Greece
Xavier PERPIÑÀ – CNM, Spain
Martin PFOST – TU Dortmund University, Germany
Francesco PINTACUDA – STMicroelectronics, Italy
Luca PIRRO – GlobalFoundries, Germany
Michel PITON – ALSTOM, France
Dominique PLANSON – Ampere Laboratory, France
Dionyz POGANY – TU Wien, Austria
Philippe PONS – Aerospace Valley, France
Diana POP – TU Wien, Institute for Microelectronics, Austria
Vincent POUGET – IES - CNRS, France

Christophe POULAIN – CEA LETI, France
Emanuela PROIETTI – Consiglio nazionale delle Ricerche-Istituto per la Microelettronica e Microsistemi, Italy
Francesco Maria PUGLISI – Università di Modena e Reggio Emilia, Italy
Alfred C.T. QUAH – GLOBALFOUNDRIES Singapore, Singapore
François QUENTEL – RADIAL, France
Nagarajan RAGHAVAN – Singapore University of Technology and Design (SUTD), Singapore
Abhishek RAMANUJAN – Analog Devices Inc, United States
Stephen RAMEY – Intel, United States
Jean-Michel REDOUTE – University of Liege, Belgium
Frédéric RICHARDEAU – Lab. LAPLACE - CNRS - University of Toulouse, France
Raphael RIVA – IRT Saint Exupery, France
Rosana RODRIGUEZ – Universitat Autònoma de Barcelona, Spain
Rene RONGEN – NXP Semiconductors, Netherlands
Niklas RORSMAN – Chalmers University of Technology, Sweden
Glenn ROSS – Aalto University, Finland
Valeria RUSTICHELLI – IRT Saint Exupery, France
Cora SALM – University of Twente, Netherlands
Giancarlo SALVIATI – IMEM-CNR, United States
Danilo SANTORO – University of Parma, Italy
Frederic SEHR – Fraunhofer IZM, Germany
Norbert SELIGER – University of Applied Sciences Rosenheim, Germany
Marko SIMICIC – imec, Belgium
Kurt SMITH – VisIC, Israel
Davide SPAGGIARI – Zapi group, Italy
James STATHIS – IBM, United States
Michael STOCKINGER – NXP Semiconductors, Netherlands
Hiroshi SUZUKI – Hitachi, Ltd., Japan
Teruo SUZUKI – Socionext Inc., Japan
Naohito SUZUMURA – Renesas Electronics Corporation, Japan
Andrea Natale TALLARICO – University of Bologna, Italy
Jiaqi TANG – JIACO Instruments, Singapore
Jean-Guy TARTARIN – LAAS-CNRS & University of Toulouse, France

Hirotoishi TERADA – HAMAMATSU PHOTONICS K.K., Japan
Christoforos THEODOROU – IMEP-LAHC, Grenoble INP, France
Loic THEOLIER – Univ. Bordeaux, France
Maria TOLEDANO LUQUE – GlobalFoundries, Germany
Gaetan TOULON – AlpSemi, France
David TRÉMOUILLES – CNRS/LAAS, France
Chun-Cheng TSAO – Thermo Fisher, United States
Rakesh VAID – University of Jammu, India
Paul VAN DER WEL – NXP, Netherlands
Willem VAN DRIEL – Delft University of Technology, Netherlands
William VANDENDAELE – CEA-LETI, France
Dhanoo VARGHESE – Analog Technology Development, United States
Giovanni VERZELLESI – Università di Modena e Reggio Emilia, Italy
Abygaël VIEY – CEA-Leti, France
Stefan WACHTER – Bosch Engineering GmbH, Germany
Dominic WALDHOER – TU Wien, Institute for Microelectronics, Austria
Michael WALTl – TU Wien, Institute for Microelectronics, Austria
Huai WANG – Aalborg University, Denmark
Shireen WARNOCK – Massachusetts Institute of Technology, United States
Katja WASCHNECK – Infineon Technologies AG, Austria
Kirsten WEIDE-ZAAGE – RESRI IMS Leibniz Universität Hannover, Germany
Olaf WITTLER – Fraunhofer IZM, Germany
Hei WONG – City University of Hong Kong, Hong Kong
Tian-Li WU – National Yang Ming Chiao Tung University, Taiwan
Marc WURZ – Leibniz Universität Hannover, Germany
Nicolò ZAGNI – University of Modena and Reggio Emilia, Italy
Yi ZHANG – Hong Kong Polytechnic University, Hong Kong
Dao ZHOU – Aalborg University, Denmark



ESREF 2026 in Vienna has been officially recognized as a **Green Event** under the city's "EcoEvent" guidelines, proving that world-class science is strongly committed to sustainability.

Our Green Commitments:

- Low-waste catering – seasonal, regional, and vegetarian-friendly menu options.
- Eco-friendly materials – no single-use plastics, reusable or compostable products only.
- Travel awareness – encouraging public transport, rail, and shared mobility where possible, with options to offset unavoidable flights.
- Digital-first – reduced printing, paperless proceedings, and electronic signage.
- Sustainable printing – if printed, materials will use environmentally friendly, certified paper.

Why does this matter for semiconductor research?

The semiconductor industry is accelerating its decarbonization efforts by expanding renewable energy sourcing and improving operational efficiency, while addressing challenges such as local grid limitations and other sustainability hurdles. By making **ESREF 2026** a **Green Event**, we show that scientific excellence and sustainability are not just compatible, but are mutually reinforcing. Together, we are advancing technology for a better, greener future.

Patrons and Sponsors

2026 VIENNA
ESREF

Main Patron Spotlight: Infineon Technologies



Driving decarbonization and digitalization. Together

Semiconductors are crucial to solve the energy challenges of our time and shape the digital transformation. This is why **Infineon** is committed to actively driving decarbonization and digitalization. As a global semiconductor leader in power systems and IoT, we enable game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT.

Energy – green and efficient: Rising demand for energy, depleted natural resources, and climate change call for more efficient ways of generating, transmitting, storing, and consuming energy. Our semiconductor solutions allow energy to be created and used more efficiently.

Mobility – clean and safe: Today, we are facing a new era of mobility with rising expectations around electrification, automation, convenience, and reliable connectivity. Our semiconductor solutions drive the transformation towards clean, safe, and smart mobility services across all means of transport.


IoT – smart and secure: As the digital transformation advances, demand for intuitive, secure, and smart 'things' is rising across everything from buildings and homes to factories and cities. Our semiconductor solutions make connected 'things' context-aware, intelligent, energy-efficient, and secure.

Infineon designs, develops, manufactures, and markets a broad range of semiconductors and semiconductor-based solutions, focusing on key markets in the automotive, industrial, and consumer sectors. Its products range from standard components to special components for digital, analog, and mixed-signal applications, all the way to data centers for artificial intelligence (AI) and certain specific consumer sectors.

Infineon Austria pools competencies for research and development, production as well as global business responsibility. It is the global competence center for power semiconductors and wideband gap materials (silicon carbide and gallium nitride) and one of the strongest research companies in Austria. More information about **Infineon** in Austria: www.infineon.com/austria

With great pride, **Infineon** also supports ESREF 2026, underlining its commitment to advancing research, innovation, and sustainable progress in the semiconductor community.

**YOU CAN'T IMPROVE
WHAT YOU CAN'T
MEASURE.**



From semiconductors to materials research: our Metrology Systems deliver reliable measurement data – the foundation for every real improvement.

For more Information visit us at »» **Booth B4**

PVA TePla

Floorplan & Exhibition


2026 VIENNA
ESREF

Floorplan: Sections A, B, and C



Floorplan: Sections A, B, and C

2026 VIENNA
ESREF






EXHIBITORS

CATERING
AREA

POSTER
SESSION

TOILETS



Floorplan & Exhibition

Section A: Central Hall

2026 VIENNA
ESREF

A1



A2



A3



A4



A5



A6



Floorplan & Exhibition

Section B: Innovation Wing



EXHIBITORS



POSTER SESSION



Section B: Innovation Wing

2026 VIENNA
ESREF



Floorplan & Exhibition

2026 VIENNA
ESREF

Section C: Foyer




EXHIBITORS



CATERING
AREA



POSTER
SESSION



C1



C2



C3





Program Overview

Monday, 21 September 2026

	Monday, Sept. 21 st , 2026					
	Vienna Room (EI7)	Villach Room (EI8)	Graz Room (EI9)	Linz Room (EI10)	Exhibition Area	
08:00 - 08:20						
08:20 - 08:40						
08:40 - 09:00						
09:00 - 09:20	Registration desk opens				Set up Exhibition Area	
09:20 - 09:40						
09:40 - 10:00						
10:00 - 10:20						
10:20 - 10:40						
10:40 - 11:00						
11:00 - 11:20						
11:20 - 11:40						
11:40 - 12:00	Welcome Snack				Exhibition	
12:00 - 12:20						
12:20 - 12:40						
12:40 - 13:00						
13:00 - 13:20	(TUT-1) Tutorial 1 Srabanti Chowdhury		(TUT-2) Tutorial 2 Andreas Martin	(TUT-3) Tutorial 3 Hussam Amourch		
13:20 - 13:40						
13:40 - 14:00						
14:00 - 14:20	(TUT-4) Tutorial 4 Peter Moens	(TUT-5) Tutorial 5 Aidan Taylor	(TUT-6) Tutorial 6 Xavier Garros	(TUT-7) Tutorial 7 Joe McPhearson		
14:20 - 14:40						
14:40 - 15:00						
15:00 - 15:20	Coffee break					
15:20 - 15:40						
15:40 - 16:00	(SC1) Short Course 1 Power Electronics		(SC2) Short Course 2 Emerging Technologies (IEEE EDS Webinar)			
16:00 - 16:20						
16:20 - 16:40						
16:40 - 17:00						
17:00 - 17:20						
17:20 - 17:40						
17:40 - 18:00						
18:00 - 18:20						
18:20 - 18:40						
18:40 - 19:00						
19:00 - 19:20	Welcome Reception Kuppelsaal TU Wien					
19:20 - 19:40						
19:40 - 20:00						
20:00 - 20:20						
20:20 - 20:40						
20:40 - 21:00						
21:00 - 21:20						
21:20 - 21:40						
21:40 - 22:00						

Program Overview

Tuesday, 22 September 2026

2026 VIENNA
ESREF

	Tuesday, Sept. 22 nd , 2026				
	Vienna Room (EI7)	Villach Room (EI8)	Graz Room (EI9)	Linz Room (EI10)	Exhibition Area
08:00 - 08:20					
08:20 - 08:40	Registration desk opens				
08:40 - 09:00					Exhibition
09:00 - 09:20	Opening session				
09:20 - 09:40					
09:40 - 10:00	(KEY-1) Keynote I Gerald Deboy				
10:00 - 10:20					
10:20 - 10:40					
10:40 - 11:00	Coffee break				
11:00 - 11:20	(INV-1) Invited Talk Stefan Aresu		(INV-2) Invited Talk Cezar Zota		
11:20 - 11:40					
11:40 - 12:00	Session F2-1: Power Devices Reliability: Wide-Bandgap Devices		Session B-1: Reliability for Nanoelectronics		
12:00 - 12:20					
12:20 - 12:40	Lunch Break				
12:40 - 13:00					
13:00 - 13:20					
13:20 - 13:40		(INV-3) Invited Talk Wenzel Prochazka	Session B-1		
13:40 - 14:00	Session F2-1: Power Devices Reliability: Wide- Bandgap Devices	Session J: Automotive and Industrial Electronic Reliability	Session B-2: Reliability for Nanoelectronics		
14:00 - 14:20					
14:20 - 14:40					
14:40 - 15:00					
15:00 - 15:20	Coffee break				
15:20 - 15:40					
15:40 - 16:00	Session F3: Power Devices Reliability: Power Electronic Systems	(INV-4) Best Paper IPFA26	Session B-2: Reliability for Nanoelectronics		
16:00 - 16:20					
16:20 - 16:40		Session A-1: Quality and Reliability Assessment Techniques and Methods for Devices and Systems	Session C-1: Progress in Failure Analysis: Defect Detection and Analysis		
16:40 - 17:00					
17:00 - 17:20					
17:20 - 17:40					
17:40 - 18:00	Poster Session Conference Venue				
18:00 - 18:20					
18:20 - 18:40					
18:40 - 19:00					
19:00 - 19:20					
19:20 - 19:40					
19:40 - 20:00					
20:00 - 20:20					
20:20 - 20:40					
20:40 - 21:00					
21:00 - 21:20					
21:20 - 21:40					
21:40 - 22:00					

Program Overview

2026 VIENNA
ESREF

Wednesday, 23 September 2026

	Wednesday, Sept. 23 rd , 2026						
	Vienna Room (EI7)	Villach Room (EI8)	Graz Room (EI9)	Linz Room (EI10)	Exhibition Area		
08:00 - 08:20							
08:20 - 08:40	Registration desk opens						
08:40 - 09:00							
09:00 - 09:20	(KEY-2) Keynote II Ben Kaczer				Exhibition		
09:20 - 09:40							
09:40 - 10:00							
10:00 - 10:20	Coffee break						
10:20 - 10:40	Session F2-2: Power Devices Reliability: Wide- Bandgap Devices		Session E-1: Packaging- and Assembly Reliability and Failure Analysis	(INV-5) Invited Talk Michael Rogers			
10:40 - 11:00				Session G: Photonics Reliability			
11:00 - 11:20		Industrial Session				Session H: MEMS and Sensor Reliability	
11:20 - 11:40							
11:40 - 12:00							
12:00 - 12:20							
12:20 - 12:40	Lunch Break						
12:40 - 13:00							
13:00 - 13:20							
13:20 - 13:40	Session F2-3: Power Devices Reliability: Wide- Bandgap Devices	Industrial Session	(INV-6) Invited Talk Francesco Iannuzo	Session H: MEMS and Sensor Reliability			
13:40 - 14:00			Session E-2: Packaging- and Assembly Reliability and Failure Analysis				
14:00 - 14:20							
14:20 - 14:40							
14:40 - 15:00							
15:00 - 15:20							
15:20 - 15:40	Coffee break						
15:40 - 16:00							
16:00 - 16:20	Session F1: Power Devices Reliability: Smart-Power Devices and Silicon Power Devices	Industrial Session	Session E-2	(INV-7) Best Paper ISFTA25			
16:20 - 16:40			Session A-2: Quality and Reliability Assessment Techniques and Methods for Devices and Systems	Session C-2: Progress in Failure Analysis: Defect Detection and Analysis			
16:40 - 17:00							
17:00 - 17:20							
17:20 - 17:40							
17:40 - 18:00							
18:00 - 18:20							
18:20 - 18:40							
18:40 - 19:00							
19:00 - 19:20	Gala Dinner Main Hall Vienna						
19:20 - 19:40							
19:40 - 20:00							
20:00 - 20:20							
20:20 - 20:40							
20:40 - 21:00							
21:00 - 21:20							
21:20 - 21:40							
21:40 - 22:00							

	Thursday, Sept. 24 th , 2026				
	Vienna Room (EI7)	Villach Room (EI8)	Graz Room (EI9)	Linz Room (EI10)	Exhibition Area
08:00 - 08:20					
08:20 - 08:40	Registration desk opens				
08:40 - 09:00					Exhibition
09:00 - 09:20	(KEY-3) Keynote III Tomáš Vystavěl				
09:20 - 09:40					
09:40 - 10:00					
10:00 - 10:20	Coffee break				
10:20 - 10:40	(INV-8) Best Paper IRPS26		Session I: Extreme Environments and Radiation		Exhibition
10:40 - 11:00					
11:00 - 11:20	Session B-3: Reliability for Nanoelectronics				
11:20 - 11:40					
11:40 - 12:00					
12:00 - 12:20	Best Paper Awards and Closing session				
12:20 - 12:40					
12:40 - 13:00					Clean up Exhibition Area
13:00 - 13:20					
13:20 - 13:40					
13:40 - 14:00					
14:00 - 14:20					
14:20 - 14:40					
14:40 - 15:00					
15:00 - 15:20					
15:20 - 15:40					
15:40 - 16:00					
16:00 - 16:20					
16:20 - 16:40					
16:40 - 17:00					
17:00 - 17:20					
17:20 - 17:40					
17:40 - 18:00					
18:00 - 18:20					
18:20 - 18:40					
18:40 - 19:00					
19:00 - 19:20					
19:20 - 19:40					
19:40 - 20:00					
20:00 - 20:20					
20:20 - 20:40					
20:40 - 21:00					
21:00 - 21:20					
21:20 - 21:40					
21:40 - 22:00					

Keynote 1

Powering AI - Challenges and Solutions for Datacenters from a Reliability Perspective

Gerald Deboy

Infineon Technologies Austria AG, Austria



Time: Tuesday, 22 September 2026 at 09:30

Room: Vienna Room (E17)

Abstract: Training of ever larger and more complex AI models requires a scaling of datacenters on three levels: first, ever larger and more powerful processors, second, clustering ever more processors in close physical proximity within the IT rack and third, forming a virtual machine with 10,000 to 100,000 processors by inter-connecting every processor to every other processor. In contrast to general purpose searches, the training of AI models is hardware-centric. Each failure of one processor forces a re-start of the training from the last stored data set. With hundreds of power devices being paralleled per processor, we need to analyze failure models under realistic pulsating load patterns and strive for an unprecedented low level of failures on device level.

The talk will explore key directions for AI datacenters and discuss the resulting reliability challenges both from a system and device-level view. Redundancy, Life time models and a system-oriented reliability methodology will be required to master these challenges ahead.



Gerald Deboy is currently a Fellow with Infineon Technologies Austria AG. He serves as a System Architect for Datacenters analyzing holistically the power flow from Grid to Core. He leads a System Innovation Group focusing on fundamental building blocks for “Powering AI”.

Dr. Gerald Deboy received the M.S. and Ph.D. degree in physics from the Technical University Munich in 1991 and 1996 respectively. He joined Siemens Corporate Research and Development in 1992 and the Semiconductor Division of Siemens in 1995, which became Infineon Technologies later on. His research interests were focused on the development of new concepts for power devices based on the Superjunction principle. From 2004 onward he was heading the Technical marketing department for power semiconductors and ICs within the Infineon Technologies Austria AG. Since 2009 he is leading a System Innovation group specializing on new fields for power electronics with specific focus on

application cases for wide bandgap technologies. He is a Sr. member of IEEE and has served as a member of the Technical Committee for Power Devices and Integrated Circuits within the Electron Device Society. In 2023 Dr. Gerald Deboy was awarded the IEEE Medal for Environmental and Safety Technologies jointly with co-recipients Dr. David Coe and Dr. Tatsuhiko Fujihira for contributions to concept and realization of Superjunction devices. Dr. Deboy has authored and coauthored more than 100 papers in national and international journals including contributions to three student text books. He holds currently more than 100 granted international patents and has more applications pending.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Keynotes

Keynote 2

Technology Strategies for Evolving Compute Challenges

Ben Kaczer
imec, Belgium



Time: Wednesday, 23 September 2026 at 09:00

Room: Vienna Room (E17)

Abstract: The rapid proliferation of large language models and agentic AI-driven applications continues to fuel an unprecedented demand for compute across datacenters and edge systems alike. The deceleration of CMOS scaling—yielding diminishing improvements in power, performance, area, and cost (PPAC) from node to node—and the escalating costs of new designs and wafer manufacturing present a dual challenge for the compute ecosystem. Addressing these constraints requires rethinking the problem from a top-down, system-level perspective, where new approaches beyond traditional scaling may be required. This talk will explore key bottlenecks limiting compute system performance: compute density, power delivery and efficiency, thermal management, and memory capacity and bandwidth. It will highlight emerging technology strategies to overcome these barriers – continued dimensional scaling, novel device architectures, new materials and innovative integration schemes using advanced interconnect technologies. The introduction of these options will need deeper understanding of failure modes with new reliability considerations. This will also require fresh approaches to failure modelling and system robustness to ensure sustained performance throughout the operational lifetime.



Ben Kaczer is a Scientific Director in the Advanced Reliability Robustness and Test (AR2T) department at imec. Dr. Kaczer received M.S. degree in Physical Electronics from Charles University, Prague, in 1992 and M.S. and Ph.D. degrees in Physics from The Ohio State University, in 1996 and 1998, respectively. In 1998 he joined the reliability group of imec, Leuven, Belgium, where his activities have included the research of the degradation phenomena and reliability assessment of SiO₂, SiON, high-k, and ferroelectric films, planar and multiple-gate FETs, circuits, and characterization of Ge, SiGe, III-V, MIM, and TMD devices. He has co-authored more than 600 journal and conference papers with 20,000 citations (Google Scholar) and 5 patent groups related to device and circuit reliability, presented a number of invited papers and tutorials, and co-received 6

IEEE International Reliability Physics Symposium (IRPS) Best and Outstanding Paper Awards, 2 IEEE IPFA Best Paper Awards, and the 2011 IEEE EDS Paul Rappaport Award. Dr. Kaczer has served twice as the chair of the Characterization, Reliability and Yield subcommittee of the International Electron Device Meeting (IEDM; 2007 and 2015) and as a member of various subcommittees of the IRPS (2002—2016) IRPS management committee (2017—2026) and is currently serving as the General Chair of upcoming IRPS 2027. He was the General Chair of the Semiconductor Interfaces Specialists Conference (SISC; 2006) and continues to act as the conference secretary (2007—). He co-organized the INFOS conference (2005), and served on the INFOS, WoDiM, IPFA, and ICICDT conference committees. He has served on the Editorial Board of IEEE Journal of Transaction of Electron Devices for three terms (2011—2019).

Keynote 3

Integrated Workflows for Physical Failure Analysis

Tomáš Vystavěl

Thermo Fisher Scientific



Time: Thursday, 24 September 2026 at 09:00

Room: Vienna Room (E17)

Abstract: As semiconductor devices become more structurally complex, physical failure analysis increasingly depends on how effectively localization, site-specific preparation, and final analytical confirmation are combined into a coherent workflow. The key challenge is not only to identify the failure site, but to move efficiently from that location to reliable root-cause determination.

This contribution outlines an integrated workflow for physical failure analysis, spanning localization, precision sample preparation, and high-resolution physical analysis. The focus is on how these steps work together to improve the success rate, reduce the time to answer, and increase confidence in the final diagnosis. Rather than concentrating on a particular device architecture, the contribution highlights a workflow-oriented approach that supports advanced semiconductor development and manufacturing.



Tomáš Vystavěl, is R&D Director at Thermo Fisher Scientific, where he leads architect teams developing platforms for advanced microscopy and semiconductor workflows. His background is rooted in electron microscopy and materials characterization, with extensive experience across SEM, TEM, and FIB technologies in both research and product development. He has contributed to the development of new microscopy methods and workflow solutions across multiple application areas. He currently focuses on platform and workflow development, bringing together instrumentation, software, and application expertise to support more integrated and effective solutions.

Tutorial 1

Energy efficient power switches with Gallium Nitride technology

Srabanti Chowdhury

Stanford University, CA, USA

Time: Monday, 21 September 2026 at 13:00

Room: Vienna Room (EI7)

Abstract: GaN technology is an ever-expanding topic of research and development, proving its potential to solve several challenges in power conversion that cannot be addressed by Si. For instance, medium voltage (650-900V) devices using the HEMT configuration have been able to reduce form factor at the system level by driving circuits at higher frequencies (100kHz-1MHz) and eliminating heat sinks or reducing cooling requirements. This alone sparked the interest in GaN research to save space, energy and ultimately cost of power conversion. However, in power conversion the demand for high current from a single chip for a rated voltage is a standard need. Particularly when the market is favorable towards electrification of cars and other means of transportation, GaN must expand its scope to provide high power solutions with higher power density compared to Si, and even SiC. Vertical devices have been the choice of power device engineers for economic use of the material and maximum use of its physical properties (which allow highest possible blocking field, field mobility, etc.). GaN vertical devices, therefore, carry all the advantages offered by vertical geometry and are being explored increasingly with emphasis on material and device needs.

An overview of the achievements in vertical Gallium Nitride (GaN)-based power electronic devices will be presented with particular reference to a current aperture vertical electron transistor (CAVET), MOSFETs, Static Induction Transistor (SIT), and high voltage diodes.

Prevalent opinion suggests GaN HEMTs are suitable for 650V, while vertical devices are more suited for 1.2kV and up. In this tutorial I will build an argument to suggest how the overall (most likely system-level, but also device-level) cost would decide whether lateral or vertical devices would be the ultimate solution for power devices. Avalanche

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Tutorials

breakdown observed due to impact ionization of carriers in vertical devices is a key reason to help make a case for the superiority of vertical devices.



Srabanti Chowdhury is a Professor in the Department of Electrical Engineering at Stanford University, with a courtesy appointment in Materials Science and Engineering. She specializes in semiconductor device engineering and leads Stanford's Wide Bandgap (WBG) Lab, where her research focuses on power conversion, delivery and advanced thermal management for computation and RF systems. She received her Ph.D. in Electrical and Computer Engineering from the University of California, Santa Barbara, in 2010. Her honors include the 2025 Quantum Device Award for pioneering contributions to vertical gallium nitride transistors and phonon-engineered interfaces; the 2023 SRC Technical Excellence Award for contributions to thermal interfaces; the 2020 Alfred P. Sloan Fellowship in Physics; and the 2016 Young Scientist Award at ISCS, along with several other early-career recognitions. She is a Fellow of the IEEE and a Senior Fellow of the Precourt Institute of Energy at Stanford University. Her lab is committed to research that directly advances energy efficiency, as well as to training the next generation of engineers and scientists to address critical challenges in energy and electronics.

Tutorial 2

CMOS product yield and reliability risk: Plasma Induced Damage (PID) past, present and future nodes

Andreas Martin

Corporate Reliability Department, Infineon Technologies AG, Germany

Time: Monday, 21 September 2026 at 13:00

Room: Graz Room (EI9)

Abstract: Plasma processing-induced charging damage (PID) is a significant yield and reliability risk for integrated circuits. A vast number of investigations have been published since the early 1990s. Prevention of PID is typically achieved through thorough process qualification and comprehensive design-rule definitions. However, in recent years, product failures related to PID have been reported in the literature for state-of-the-art technologies featuring highly isolated well configurations and complex, large-area circuits. This indicates an urgent need for refined PID design rules, which have not yet been fully adopted across the semiconductor industry.

This tutorial will present the background of PID and highlight the various failure modes associated with specific process options and circuit configurations. Examples supported by experimental data will be provided, and safe design areas for circuit designers will be defined. All topics will be discussed with reference to key publications from major international journals and conferences.

Content:

- Introduction: basic degradation mechanisms
 - Degradation and charge trapping in dielectric layers
- Failure modes
 - Metal interconnects at the gate electrode
 - Metals at source, drain, and well regions in SOI technologies
 - Well charging in isolated wells

- MIM capacitor degradation
- Impact of PID on metallization processes
- Detection and characterization of PID
- Circuit-level protection against PID
- Design-rule checks for products
- Standardization efforts
- Outlook: PID in advanced technology nodes



Andreas Martin received his master's degree in electronic & electrical engineering from the Technical University of Darmstadt, Germany. He worked in Tyndall Research Institute in Cork, Ireland for several years with a focus on CMOS gate oxide reliability, before he started in 1998 in the corporate reliability department with Infineon Technologies AG in Munich, Germany. Since then, he develops methodologies for plasma induced damage (PID) reliability qualification and fast wafer-level reliability (fWLR) monitoring for technology nodes in-house and for the foundry business. He is in the lead for PID qualification methodology and antenna design rule development at Infineon Technologies AG. He has served in the JEDEC 14.2 committee for over 25 years, where he is currently chair of the 14.2 committee and moderates three task groups: TG142_3 development of a standard on the qualification of PID gate antennas, TG142_10 standard on qualification of PID well charging, TG142_2 guideline on productive fWLR Monitoring.

Tutorial 3

Unlocking Material-to-System Innovation with AI

Hussam Amrouch

Technical University of Munich, Germany

Time: Monday, 21 September 2026 at 13:00

Room: Linz Room (EI10)

Abstract: We are entering a transformative era where AI is not only advancing our understanding of the world but also might revolutionize the design and development of semiconductor technologies and chip design. As technology scaling faces fundamental physical and reliability challenges, a holistic, material-to-system co-optimization approach is becoming essential. In this tutorial, we explore how AI can serve as a unifying force across the semiconductor design stack—from material and device optimization to system-level implementation. We demonstrate how AI algorithms can accelerate device physics simulations, enable faster development of transistor compact modeling, and offer unprecedented speed in standard cell library characterization. We highlight how AI empowers designers, for the first time, to capture and propagate awareness of aging- and defect-related phenomena—originating at the material and device level—all the way to GDSII and final sign-offs. We further discuss the critical importance of AI-driven methodologies in emerging domains such as emerging non-volatile memories and cryogenic CMOS, where the assumptions of classical semiconductor modeling break down. Finally, we demonstrate how neural networks can be effectively employed in transistor compact models offering unprecedented speedup in SPICE simulations with an accuracy error of below 0.1%.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Tutorials



Hussam Amrouch is a Professor heading the Chair of AI Processor Design at the Technical University of Munich. He is the Founding Director of the Munich Advanced-Technology Center for AI Chips (MACHT-AI). He is the head of the Semiconductor Test and Reliability at the University of Stuttgart, Germany. He is the Academic Director of TU Munich Venture Lab for Semiconductor. He is the head of the Brain-inspired Computing at the Munich Institute of Robotics. He received his Ph.D. degree with the highest distinction from KIT, Germany, in 2015. He has over 330 publications, including over 135 journal articles. His multidisciplinary research covers semiconductor device physics, chip design, and computer architecture. His research interest is design for reliability, AI acceleration, emerging technologies, in-memory computing, and cryogenic circuits for quantum computing. His research in AI chips and reliability has been funded by DFG, Bavarian Ministry of Economy, Bavarian Ministry of Science, Federal Ministry of Science, Advantest, Infineon, and the U.S. Office of Naval Research.

Tutorial 4

Introduction to SiC power MOSFET Technology and Reliability

Peter Moens

onsemi Power Solutions Group, Belgium

Time: Monday, 21 September 2026 at 14:00

Room: Vienna Room (EI7)

Abstract: In this tutorial we will cover the basic aspects of both planar and trench gate SiC power MOSFET device technology and their reliability. The aim is to provide the audience with insight into the status of the reliability of SiC power devices. The following topics will be addressed:

- Characterization of the SiC/SiO₂ interface by charge pumping and ultra-fast BTI measurements. From the latter the capture and emission time constant maps are derived.
- Identification of the physical nature of the interface point defects through electrically detected magnetic resonance (EDMR)
- Gate Switching instability
- Gate oxide reliability (TDDB) and lifetime. Comparison of SiC/SiO₂ to Si/SiO₂
- Reverse bias reliability
- Cosmic ray susceptibility
- Short circuit withstanding time
- Bipolar degradation

Finally, we will provide an outlook to “Moore’s law for power devices” and where we believe SiC will be heading into the future.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Tutorials



Peter Moens received a Master in nuclear physics and a Ph.D. in solid state physics from the University of Gent, Belgium, in 1990 and 1993 respectively. At onsemi is working on SiC MOSFETs. He is/was a member of the technical program committees of IEDM, ISPSD, IRPS, CSMANTECH, ICSCRM, IRW, EDTM, ESSDERC and ESREF. He was the General chair of ISPSD 2012. He authored and co-authored over 200 publications in peer-reviewed journals or conferences, 20 invited papers, and is the recipient of 6 best paper awards (including 2 ISPSD best paper awards as first author). He presented tutorials at IRPS, ISPSD, and EDTM. He is an inductee of the ISPSD International Hall of Fame. He holds 62 US patents.

Tutorial 5

**Failure Analysis at a World-leading Semiconductor Manufacturer:
From High Science to High-Throughput**

Aidan Taylor

Infineon Technologies AG, Germany

Time: Monday, 21 September 2026 at 14:00

Room: Villach Room (E18)

Abstract: Manufacturing semiconductor chips requires the production of thin layers (e.g. SiO_x, TiN, AlN) with thicknesses down to a few monolayers over 300 mm wafers with nanometer or sub-nanometer uniformity and precision. Not only this, but composition and contamination must often be controlled into the parts-per-million range. All of this is only possible if we have the in-line control concepts, and the lab-based analysis methods that can precisely and repeatably measure these values and provide feedback. In this tutorial I will focus on the role of the failure analysis lab in this manufacturing eco-system. I will give an overview of the capabilities present in our failure analysis lab in Villach, Austria, and address the following questions:

1. What are the different roles and responsibilities of a failure analysis lab in the semiconductor industry?
2. What are the challenges faced when scaling complex measurement methods up to meet the demands of a multi-billion-euro semiconductor fab?
3. How do we address the challenge of new materials?

Aidan Taylor completed his undergraduate studies in Materials Science and Metallurgy at Cambridge University before moving to Austria where he completed a Diploma of Engineering and PhD in Materials Physics at Montanuniversität Leoben. Following his studies he worked with Dr. Budhika Mendis on quantitative electron microscopy of photovoltaic materials and with Dr. Johann Michler on the mechanical properties of thin films. Aidan was a lab manager for electron and ion microscopy at the University of California Santa Barbara, where he trained over 200 students in SEM, TEM and FIB. Since 2021 Aidan has been a failure analysis engineer at Infineon in Villach, Austria. He specializes in physical failure analysis methods and Gallium Nitride.

Tutorial 6

Reliability of Silicon-based Transistors Processed at Low Temperatures

Xavier Garros
CEA-Leti, France



Time: Monday, 21 September 2026 at 14:00

Room: Graz Room (EI9)

Abstract: 3D Sequential Integration (3DSI) is a promising alternative to continued technology scaling, enabling energy-efficient and cost-effective circuit design through the sequential stacking of active device layers. A key challenge, however, is the requirement for low-thermal-budget processing to preserve the integrity of underlying layers. This constraint raises concerns regarding the reliability of low-temperature transistors and remains a major barrier to large-scale adoption. This tutorial revisits the critical challenges associated with meeting reliability requirements for low-temperature silicon-based CMOS transistors, with a primary focus on bias temperature instability (BTI) in both n- and p-MOSFETs for digital and analog applications. A systematic investigation of the impact of thermal budget on BTI will be presented, highlighting a distinct transition in BTI behavior for processing temperatures below 600 °C. Advanced characterization and modeling techniques, including the CET map approach, will be employed to identify the oxide traps responsible for BTI in both device types. We will benchmark several process optimization strategies aimed at improving low-temperature oxide quality, including oxide growth methods, gate-stack engineering (TiN versus polysilicon), and post-deposition curing treatments such as hydrogen annealing and nanosecond laser annealing (NLA). Finally, hot-carrier reliability will be examined, with particular emphasis on the role of oxide traps in low-k spacers.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Tutorials



Xavier Garros is a Senior Scientist in the Silicon Technologies Department at CEA-LETI. He received his Ph.D. from the University of Marseille, France, in 2004, with a focus on the physics and electrical properties of high-k dielectrics. His expertise spans electrical characterization, device physics, and reliability modeling in advanced CMOS technologies, including bulk, FDSOI, and nanowire devices. He is currently involved in the development of 3D monolithic integration and RF technologies. He has supervised 10 Ph.D. theses and is the author or co-author of five patents and more than 160 publications in international journals and conferences in the field of CMOS physics. He has also served on the technical program committees of leading international conferences, including IEDM, IRPS, and SISC.

Tutorial 7

Degradation Physics and Degradation Rate Modeling

Joe W. McPherson

McPherson Reliability Consulting LLC, USA

Time: Monday, 21 September 2026 at 14:00

Room: Linz Room (EI10)

Abstract: Degradation physics is very important because materials degradation is a precursor to device failure. Understanding the degradation rate permits the reliability engineer to predict time-to-failure (TF) without the lengthy time required to actually measure TF. More importantly, degradation rate modeling permits the user to take corrective action before device failure actually occurs. The goal of degradation-rate modeling is to produce zero actual failures! Zero failures are incredibly important where semiconductor-related materials play essential roles in our life-support systems (fully autonomous driving vehicles, implantable medical devices, traffic controllers, space travel, etc.). All fabricated materials are metastable and will degrade with time. This is a consequence of the material changing in an effort to reach a lower Gibbs Potential. For semiconductor-related materials, degradation is normally recorded at the macroscopic level (resistance increases, leakage increases, threshold voltage increases, etc.) but the root-causes of degradation may need to be understood at the microscopic/molecular level. For any material to be successful/reliable in its intended application, the material degradation rate (as a function of use conditions: voltage, temperature, environment, etc.) must be fully comprehended. Toward this end, it is very important to understand when macroscopic models can no longer be used and a more microscopic (molecular/quantum) approach must be used for nanomaterials degradation. During this tutorial, we will investigate degradation physics and degradation rate modeling for several very important semiconductor-related failure mechanisms: time-dependent dielectric breakdown (TDDB), hot-carrier injection (HCI), bias temperature instability (BTI), electro-migration (EM), and stress migration (SM).

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Tutorials



Joe McPherson holds a PhD degree in Physics and is an IEEE Fellow. He is widely recognized as an expert in Reliability Physics & Engineering. He has published over 200 papers on reliability physics and awarded 30 patents. He authored a reliability textbook that is widely used by students and practicing engineers: Reliability Physics and Engineering, Springer Publishing (now in its 3rd Edition, 2019). Presently, Joe is Founder & CEO of McPherson Reliability Consulting, LLC.

(SC1-1) Correlation of Metrology Data with Electrical Performance of Lateral p-GaN HEMT Devices

Izabela Kuzma-Filipek
imec, Belgium



Time: Monday, 21 September 2026 at 15:40
Room: Vienna Room (EI7)

Abstract: Gallium nitride (GaN)-on-Si technology for power and RF applications requires robust defect characterization across both blanket epitaxial wafers and patterned device structures to ensure high yield, reliability, and electrical performance. A combination of optical, electron-beam, and electrical metrology techniques can provide complementary insights into defectivity at different process stages. On blanket GaN-on-Si wafers, optical inspection, photoluminescence (PL) mapping, X-ray diffraction (XRD), atomic force microscopy (AFM), and defect-selective etching are commonly employed to quantify threading dislocation density, surface morphology, stress variation, and epi-uniformity. For patterned wafers, high-resolution optical inspection, SEM review, e-beam defect inspection, scanning probe techniques, and nanoprobeing enable identification of process-induced defects such as gate damage, p-GaN etch residues, metal discontinuities, particle contamination, and dielectric failures. Correlation of metrology data with electrical test results provides valuable insight into defect impact on device performance. For p-GaN HEMTs, regions exhibiting elevated threading dislocation density or abnormal PL signatures often correlate with increased off-state leakage current and reduced breakdown voltage. Localized surface defects and gate-edge process excursions detected by patterned wafer inspection have been linked to increased gate leakage, threshold voltage variation, and reduced device yield. Additionally, defect clustering identified through optical or e-beam inspection can show strong spatial correlation with wafer-level maps of dynamic RDS(on), IDSS leakage, and early reliability failures. By combining high-sensitivity defect inspection with electrical parametric and reliability characterization, a comprehensive defect-to-performance framework can be established, enabling root-cause identification, process optimization, and improved manufacturability of p-GaN HEMT technologies.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Short Course 1 – Power Electronics



Izabela Kuzma-Filipek received her master degree (2004) in Material Engineering from AGH University of Cracow (Poland) in collaboration with EMPA Institute (Switzerland) and her Ph.D. degree (2010) in Electrical Engineering from KU Leuven Belgium. Dr. Kuzma was a Postdoctoral Researcher at the department of Si Photovoltaics at imec and subsequently senior scientist and project manager at the same department. In 2020 Dr Kuzma started new position in GaN Power Electronic department of imec as a senior researcher and project manager. Main areas of expertise: compact devices integration, failure analysis.

(SC1-3) Packaging of GaN Devices for Highest Power Densities

Ali Roshanghias
Silicon Austria Labs, Austria

Time: Monday, 21 September 2026 at 16:40

Room: Vienna Room (EI7)



Abstract: Although GaN devices offer superior switching speed, efficiency, and power density, the full exploitation of their capabilities is often hampered by conventional packaging technologies. This short course explores advanced interconnect and heterogeneous integration technologies for GaN packaging in both RF and power applications. It will address top-side interconnects in chip-on-board GaN micro-assemblies, ultra-fine-pitch flip-chip techniques, and 3D die stacking, highlighting how these approaches reduce parasitic effects, improve thermal management, and enable highly integrated, high-power-density GaN systems.



Ali Roshanghias is the head of the research unit for heterogeneous integration technologies at Silicon Austria Labs (SAL). He received his Ph.D. in materials science and technology in 2012. He pursued his career as a post-doc researcher in Japan and Austria in the fields of electronic materials and advanced microelectronics packaging. In 2015 he joined SAL (formerly known as CTR Carinthian Tech Research AG). He is the author of more than 100 scientific papers and patents and serves as a lecturer at the University of Klagenfurt. Ali has also served as the work package leader for integration and packaging of GaN devices in the European All2GaN project in

the last 4 years.

(SC2-1) Design-Technology Co-Optimization for Reliable Integration of Emerging Memories in CMOS Circuits for Edge Computing

Erika Covi

Technical University of Munich, Germany



Time: Monday, 21 September 2026 at 15:40

Room: Graz Room (EI9)

Abstract: Edge computing architectures require real-time data processing with minimal latency under stringent power, area, and performance constraints. The heterogeneity of edge devices and the variability in the quality of processed data call into question the validity of traditional assumptions regarding computational fungibility. This necessitates the development of specialised hardware approaches that are optimised for efficiency at the network edge. Spiking neural networks (SNNs) offer appealing advantages for edge deployment through event-driven computation, low latency, and inherent energy efficiency. However, conventional CMOS-based digital and mixed-signal implementations are faced with fundamental limitations in terms of memory density, power consumption, and area overhead, which hinder their viability for edge computing specifications. Emerging memory technologies integrated at the back-end-of-line (BEOL) of CMOS processes present a promising solution. Operating at CMOS-compatible voltages with analogue conductance modulation capability, these devices enable in-memory computing architectures that mitigate the memory wall bottleneck by co-locating storage and computation. This approach facilitates the efficient hardware implementation of synaptic weights and neural dynamics, whilst concomitantly minimising data movement overhead. It is evident that there are still critical challenges to be addressed in order to achieve manufacturable, reliable edge computing systems. The integration of emerging devices with established CMOS flows introduces a complex process that must be managed with the utmost care. Device non-idealities, including cycle-to-cycle and device-to-device variability, endurance limitations, retention characteristics, and long-term reliability under operational stress conditions, directly impact system-level performance and require thorough electrical characterisation and modelling. Furthermore, the interdependencies between device physics, circuit design constraints, and algorithmic requirements demand rigorous design-technology co-optimization (DTCO) across the complete system stack. This presentation reports on experimental results from a tape-out integrating emerging

memory devices with CMOS analogue circuits for edge computing. The present study demonstrates the critical engineering steps required for successful BEOL integration through comprehensive electrical characterisation of both individual devices and complete circuits. The present work demonstrates how concurrent development of device technology, circuit architectures, and algorithms is indispensable for the purpose of addressing integration bottlenecks, managing reliability concerns, and achieving system-level optimisation. The discussion encompasses practical trade-offs encountered during the design process, reliability considerations for ferroelectric devices in neuromorphic applications, and pathways towards manufacturable neuromorphic edge computing systems grounded in cross-layer co-optimization principles.



Erika Covi is an Assistant Professor at the Technical University of Munich (Germany), where she leads the Nanoelectronics Circuits and Systems (NCAS) Group. She received her Ph.D. in Microelectronics from the University of Pavia (Italy) in 2014. Following her doctoral studies, she was a researcher at the National Research Council (CNR) of Italy and Politecnico di Milano (Italy). She was later Senior Scientist at NaMLab gGmbH in Dresden, Germany, and Assistant Professor at the University of Groningen (the Netherlands). Her research focuses on the intersection of emerging memory devices, circuit design, and brain-inspired computing, with an emphasis on design-technology co-optimization (DTCO). Her work explores how the intrinsic physical properties of novel memory technologies can be leveraged to develop energy-efficient computational systems by integrating emerging memory devices with CMOS circuits. She has been awarded with the ERC Starting Grant in 2021 and the ERC Proof of Concept in 2025.

(SC2-2) Two-Dimensional FETs for Logic and Beyond: Scaling, Integration, and New Computing Paradigms

Saptarshi Das

Pennsylvania State University, USA

Time: Monday, 21 September 2026 at 16:10

Room: Graz Room (EI9)



Abstract: Two-dimensional (2D) semiconductors have emerged as a compelling platform for extending field-effect transistor (FET) scaling while simultaneously enabling new computing paradigms beyond conventional CMOS. In this tutorial, I present a device-to-system perspective on 2D FET technologies, drawing on three recent demonstrations from my group that span logic, scaling, and in-memory computing. I first discuss complementary 2D transistor integration through a monolithic one-instruction-set computer, highlighting how wafer-scale 2D CMOS can support non-traditional architectures with minimal hardware overhead. I then examine aggressively scaled MoS₂ FETs with sub-35 nm channel and contact lengths, focusing on electrostatics, contact engineering, and the implications for ultimate logic scaling. Finally, I present large-scale crossbar arrays based on three-terminal MoS₂ memtransistors, illustrating how 2D FETs can simultaneously serve as memory and computing elements for neuromorphic and probabilistic hardware. Together, these examples underscore how 2D FETs are not only viable replacements for scaled silicon devices, but also key enablers of tightly integrated logic–memory architectures and emerging computing models.



Dr. Das received his B.Eng. degree (2007) in Electronics and Telecommunication Engineering from Jadavpur University, India, and his Ph.D. degree (2013) in Electrical and Computer Engineering from Purdue University. He was a Postdoctoral Research Scholar (2013-2015) and Assistant Research Scientist (2015-2016) at Argonne National Laboratory (ANL). Dr. Das joined the Department of Engineering Science and Mechanics (ESM) at Penn State University in January 2016. Dr. Das received the Young Investigator Award from the United States Air Force Office of Scientific Research in 2017 and the National Science Foundation (NSF) CAREER award in 2021. Das Research Group at Penn State focuses on 2D microelectronics for monolithic 3D integration, bio-inspired sensing, neuromorphic computing, and hardware security.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Short Course 2 – Emerging Technologies

(SC2-3) Gate Stack Stability Challenges of Emerging MOS Device Technologies

Jacopo Franco
imec, Belgium

Time: Monday, 21 September 2026 at 16:40
Room: Graz Room (EI9)



Abstract: The unabated performance enhancement of semiconductor technology has been sustained in recent years by disruptive device and material innovations. For the successful deployment of any novel device concept, the promised enhanced performance must be guaranteed for the entire expected lifetime of the final product. Traditionally, device reliability optimization was an aspect considered only at a late stage in the development of a new device technology. We argue that in contemporary devices, fabricated with complex integrations and a plethora of materials, potential reliability issues should be considered from the very early stage of the technology development, as they can potentially disqualify otherwise promising device concepts. In particular, charge trapping in gate dielectrics is an aspect that can “make or break” any MOS-based device, and thus gate stack stability should be considered as a primary metric in the evaluation of novel device concepts. In this talk, we will review the fundamentals of charge trapping in gate dielectrics in terms of phenomenology, characterization techniques, and physical models. Next, we will briefly discuss, as case studies, some recent examples of MOS innovations which made it into mainstream technology (e.g., SiGe channels), as well as other examples which to date remain confined to academic research (e.g., III-V and Ge channels for Logic). We will then focus on specific gate stack challenges for upcoming CMOS technology innovations, including Nanosheet and Forksheet device architectures, and novel device concepts such as the stacked Complementary FET (CFET) and 2D channel transistors. Finally, we will discuss novel transistors based on oxide semiconductor channels (e.g., IGZO), which due to their extremely low off-state leakage and their flexible fabrication flow, are considered as potential gamechangers for memory periphery and, in general, for the heterogeneous integration of transistors in the Back End of Line (BEOL). For these devices, we will discuss how the interplay between their gate dielectric and channel instabilities makes the reliability assessment and optimization particularly complex, requiring a combination of electrical and optical characterization

techniques.



Jacopo Franco is a Principal Member of Technical Staff in the Reliability group of imec, Belgium. He received the B.Sc. (2005) and M.Sc. (2008) from U. Calabria - Italy, and the Ph.D. degree from KU Leuven - Belgium (2013) in Electrical Engineering. His research focuses on CMOS FEOL reliability characterization, optimization, and modelling, and in particular: i) on gate stack development for novel device technologies (SiGe, Ge, III-V, IGZO), novel architectures (finFETs, FD-SOI, Nanowires, Nanosheets), and novel integration schemes (Sequential 3D tier stacking, CFETs); ii) on characterization and physics-based modelling of FEOL degradation mechanisms (BTI, Hot Carrier, Off-state degradation, TDDB, RTN, Time-Dependent Variability). He has (co-)authored 300+ papers and 4 patent families, and he is a (co-)recipient of 8 IEEE awards. He has been serving in various functions on the Committees of IRPS, SISC, IIRW, ESREF, WoDiM and INFOS conferences, and as an Associate Editor of IEEE T-DMR and T-ED.

(SC2-4) Resistive-switching RAM reliability from device to system

Cristian Zambelli

Università degli Studi di Ferrara, Italy

Time: Monday, 21 September 2026 at 17:10

Room: Graz Room (EI9)



Abstract: As the demand for high-performance, low-power non-volatile memory (NVM) grows, Resistive-switching Random Access Memory (RRAM) has emerged as a leading candidate for the next generation of Storage Class Memories (SCM). By bridging the performance gap between DRAM and Flash, RRAM offers the potential for high-speed operation, high-density integration via $4F^2$ cross-point arrays, and low-power consumption. However, the path to widespread commercial adoption is complex, requiring a holistic understanding of reliability that spans from fundamental device physics to complex system-level management. This talk provides a comprehensive overview of RRAM reliability, focusing on Redox-based RRAM (OxRAM) using Hafnium oxide (HfO_2) technology. At the device level, RRAM operation relies on the formation and disruption of a conductive filament (CF) composed of oxygen vacancies. While this mechanism enables high scalability, it is inherently stochastic. The choice of materials—such as amorphous versus poly-crystalline oxides—and the deposition chemistry (e.g., halide-based vs. metal-organic precursors) significantly influence the initial “Forming” process and the subsequent “Set” and “Reset” windows. We explore how the compliance current acts as a critical lever for controlling filament size, which in turn dictates the trade-off between power consumption and state stability. The core of RRAM reliability challenges lies in the dynamic nature of the conductive filament. We analyze the primary failure mechanisms: endurance, retention, and variability. Endurance is limited by the physical degradation of the oxide due to repetitive oxygen ion migration, where “Over-SET” or “Over-RESET” conditions can lead to permanent device wear. Retention, particularly at high temperatures, is threatened by the out-diffusion of vacancies, which causes the Low Resistance State (LRS) to drift toward a High Resistance State (HRS). Furthermore, we address the significant hurdle of variability, both device-to-device and cycle-to-cycle. This variability is compounded by phenomena such as Resistance Drift and Random Telegraph Noise (RTN), which pose severe risks to the stability of Multi-Level Cell (MLC) operations. To transition from a single cell to a functional system, these reliability “quirks” must be mitigated through architectural innovations. We

discuss system-level strategies, including iterative program-and-verify algorithms to tighten resistance distributions and periodic content re-mapping to handle retention loss. The talk concludes by examining how these reliability considerations shape RRAM's role in emerging applications. From automotive microcontrollers requiring extreme thermal stability to in-memory computing (IMC) architectures where RRAM serves as an analog synaptic weight, understanding the reliability chain from the atomic level to the system level is paramount for the future of emerging memory technologies.



Cristian Zambelli received the M.Sc. and the Ph.D. degrees in Electronic Engineering from the University of Ferrara, Ferrara, Italy, in 2008 and 2012, respectively. Since 2022, he holds an Associate Professor position with the same institution. His current research interests include the electrical characterization, physics, and reliability modeling of different nonvolatile memory technologies at the array level. He is also interested in the evaluation of the Solid-State Drives reliability/performance trade-offs exposed by the integrated memory technology and in neuromorphic computing using heterogeneous accelerators such as FPGAs and In-Memory Computing architectures.

(SC2-5) Defect engineering in emerging memristive devices for neuromorphic computing

Lambert Alff

Technische Universität Darmstadt, Germany

Time: Monday, 21 September 2026 at 17:40

Room: Graz Room (EI9)



Abstract: The memristor has been predicted as a fourth passive circuit element in the seventies of the last century and subsequently discovered only after the year 2000. The resistance of a memristor “remembers” the current that has passed through it by a change in the resistive state. At sufficiently low voltages, the resistance can be read without changing the state. The first generation of memristive devices focused on non-volatile digital memory using a high and low resistive state. More recently, analog computing has become relevant in particular for neuromorphic computing where matrix vector multiplications are essential. Here, the resistive state of the memristor represents the weights of the matrix elements and can be ideally changed in a linear way (depression and potentiation). More than that, memristors can fulfill synaptic functions making them highly interesting for brain-inspired computing. The key challenge in the application of memristors is their stochastic switching behavior from cycle-to-cycle and device-to-device. This talk focusses on oxide memristors where the manipulation of a conducting filament governs the resistance state. We discuss the materials science of defects in HfO₂ and Y₂O₃-based memristors and their characterization by advanced methods including operando transmission electron microscopy.



Lambert Alff has studied physics at the University of Tübingen on the topic of high-temperature superconductors and their devices. After a Feodor Lynen fellowship in Tsukuba, Japan, he returned for his habilitation to the University of Cologne where he started to work on tunnelling magnetoresistance devices. He changed to TU München where he became a founding member of a CRC on solid state quantum computation. He served as a full professor on Materials for electrical engineering at the Technical University of Vienna in the electrical engineering department. He currently is a full professor for Advanced Thin Film Technology at Technische Universität Darmstadt with a focus on materials for memristive and high-frequency devices. He has published more than 250 peer reviewed papers and supervised more than 30 PhD theses.

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Invited Talks

(INV-1) Enabling Large Scale Implementation of Reliable WBG Devices from a Manufacturer's Viewpoint

Stefano Aresu

Infineon Technologies, Austria

Time: Tuesday, 22 September 2026 at 11:00

Room: Vienna Room (EI7)



Abstract: Wide bandgap (WBG) power semiconductors give significant advantages, but they also introduce new reliability risks and qualification demands. This talk highlights the challenges specifically shared by SiC Vertical MOSFETs and GaN Lateral HEMTs. Understanding the reliability limits of both technologies is important to meet the low-DPPM levels expected by customers and already achieved by mature Silicon MOSFETs. Dedicated dynamic measurements are needed to reveal new degradation mechanisms and develop related failure models. In addition, there is the desire to provide universal degradation models for each technology to be applied to a large portfolio of products with a variety of designs and application-relevant needs. These insights shape our qualification strategy as a company and the demand for tailored industry-wide WBG standards. Managing extreme thermal and electrical stress during dynamic testing is particularly challenging, but it is important to balance manufacturing constraints with strict reliability targets. The SiC Vertical MOSFET shows its advantages in high-voltage and high-power applications, leveraging high thermal conductivity and moderate-to-high switching frequencies. We review its primary degradation mechanisms and discuss reliability tests used to evaluate its robustness under realistic operating conditions. Particular attention is given to gate oxide degradation, interface state generation, threshold voltage instability, and degradation induced by repetitive switching stress. While high temperature blocking condition and gate stress are primarily used to assess static reliability and gate oxide robustness, gate switching stress and other dynamic tests are essential for investigating mechanisms that arise under application-relevant switching conditions, as well as for defining production screening limits and guard bands to ensure the highest quality. Similar to the SiC MOSFET, the GaN Lateral HEMT also requires dynamic testing to capture degradation occurring only under switching stress. GaN devices show their advantages for medium-voltage and medium-power applications with their ultra-low specific on-resistance and ultra-high switching frequencies. Operating under extreme conditions

introduces degradation mechanisms that a traditional qualification strategy may not reveal. Characterizing these mechanisms can ensure high reliability for large-scale deployment.



Stefano Aresu received his degree in electronic engineering from the University of Cagliari in 2000. He then joined IMEC, where he focused on hot carrier effects in power devices. After earning his Ph.D. in physics in 2005, he joined the Central Reliability Department at Infineon Technologies as a Reliability Engineer responsible for qualifying automotive and industrial power devices. His research included investigations on NBTI and hot carrier effects as well as the development of device life time models. Over the past few years, he has been responsible for process qualifications and transfers for advanced smart power technologies. As a Lead Principal Engineer, he currently serves as the overall coordinator for front-end reliability topics, implementing methods ranging from single devices to full products, including eFlash and RRAM memories. He is the author and co-author of over 30 papers and patents in microelectronics reliability and actively contributes to JEDEC and AEC-Q100 standards.

(INV-2) Cryogenic Low-Noise Amplifiers for Quantum Computing: Engineering Noise and Thermal Properties

Cezar Zota

IBM Research Europe, Switzerland

Time: Tuesday, 22 September 2026 at 11:00

Room: Graz Room (EI9)



Abstract: Cryogenic low-noise amplifiers are essential parts of today's quantum computers and are primarily employed in the readout path at the 4 K stage to read the qubit states. Their performance and reliability directly impact the quantum computations, e.g. through the readout fidelity. As one of the few active, i.e. power-dissipating, cryogenic devices used already today, there are strict requirements placed in terms of noise-levels, power, stability and robustness. To support ever increasing qubit numbers, improved amplifiers will be desirable in the future. In this presentation, we demonstrate our cryogenic III-V high-electron mobility transistor technology based on the

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Invited Talks

InGaAs/InP system. We show how noise properties depend on temperature, and how this dependence arises from various traps and defects across the heterostructure that can be effectively suppressed with quantum well engineering. We also describe thermal effects, in particular self-heating, which is one of the primary limits of noise and reliability in these devices. Several self-heating measurement methodologies are examined, such as quantum thermometry, which is able to determine both the intrinsic electron temperature and associated scattering mechanisms throughout the device self-heating process.



Cezar Zota received the PhD degree in Electrical Engineering from Lund University, Sweden, in 2017. Since then, he has been a Staff Research Scientist and Master Inventor at IBM Research Europe – Zurich. His research interests include cryogenic electronics for quantum computing, including III-V amplifiers, cryo-CMOS, and cryogenic modelling. More recently, his work has also focused on state-of-the-art CMOS technologies, in particular for the back-end-of-line. He is the recipient of an Ambizione career grant from the Swiss National Science Foundation, is a member of the National Centre of Competence in Research SPIN, has coordinated several European research projects, and holds over 20 patents and has co-authored over 80 peer-reviewed publications in the field of electron devices.

(INV-3) Automotive Battery Management Chipset, In-field, Maintenance & Lifetime

Wenzel Prochazka

NXP Semiconductors Austria GmbH, Austria

Time: Tuesday, 22 September 2026 at 13:20

Room: Villach Room (EI8)



Abstract: High precision voltage measurements qualified for >15 years, backed with a safety certified system layout, cybersecurity and combined with cost effective wireless capability, are needed for modern EV powertrains to meet customer expectations. NXP's Battery Management Chipset reference design supports maximizing battery

longevity by combining multiple technologies not only as begin-of-life datasheet specifications. This presentation gives some insights into how we can achieve this.



Wenzel Prochazka has nearly 20 years background in EV Battery and powertrain development activities, before he joined NXP in 2023 to manage the electrification system products elaboration. Today Dr. Wenzel Prochazka manages the process of NXP systems for HV batteries and enabling customers of NXP with a large part of the value share in innovative system solutions in processing and analog controls for HV EV powertrains.

(INV-4) Picosecond Pulse Generation Methods for Die-to-Die ESD Testing (Best Paper Award at IPFA 2026)

Christian Herpers

Fraunhofer EMFT



Time: Tuesday, 22 September 2026 at 15:40

Room: Villach Room (EI8)

Abstract: Due to miniaturization and heterogeneous integration of chiplets in the semiconductor industry, a need for electrostatic discharge (ESD) testing of die-to-die (D2D) interfaces has emerged. Current ESD testing methods, such as transmission line pulsing with switching relays, cannot reliably replicate fast D2D ESD events. Hence, novel pulse generation schemes reducing the transition time to below 50 ps are required. This work presents two methods of picosecond pulse generation with broadband radio-frequency amplification for D2D ESD testing. A high-speed arbitrary waveform generator is leveraged to generate short pulses achieving transition times down to 6.4ps and amplitudes up to 28V after amplification. Pulse generation with step recovery diodes yields transition times below 30 ps and amplitudes up to 19 V after amplification. While pulse generation with step recovery diodes is simple, less

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Invited Talks

costly, and yet effective, the approach using high-speed arbitrary waveform generation shows overall better results. The presented pulse generation methods can be applied to future ESD testing of D2D interfaces in heterogeneously integrated devices.



Christian Herpers received his B.Eng. in electrical engineering and information technology from the Munich University of Applied Sciences, Munich, Germany, in 2022 and completed his M.Sc.E. in electrical engineering at the University of New Brunswick, Fredericton, NB, Canada, in 2023. From 2017 to 2022, he was a Dual and Working Student with Rohde & Schwarz, Munich and from 2022 to 2023, a Research and Teaching Assistant with the University of New Brunswick. Since 2024, he has been with the Technical University of Munich and joined the Fraunhofer EMFT Institute for Electronic Microsystems and Solid State Technologies as a Research Assistant in 2025. His research interests include electrostatic discharge, RF measurements, and wireless power.

(INV-5) From Device Reliability to System Reliability: Challenges Across the Photonics Value Chain

Michael Rogers

ams OSRAM AG, Austria



Time: Wednesday, 23 September 2026 at 10:20

Room: Linz Room (EI10)

Abstract: Digital photonic products are increasingly complex systems comprising semiconductor devices, optical post-processing layers, advanced packaging technologies, interconnect structures, and optoelectronic assemblies. While significant progress has been made in understanding the reliability of individual photonic components—including LEDs, VCSELs, photodiodes, and SPADs—industrial experience shows that many field reliability issues originate from downstream processing, component integration, and system-level interactions. This presentation examines reliability from a broader product perspective, addressing the complete photonics value chain, from device

fabrication to long-term performance in end applications. Particular emphasis is placed on reliability risks introduced during downstream processing and system integration. Examples include silicon post-processing technologies such as through-silicon vias (TSVs), color and interference filters, handling- and assembly-induced defects, interconnect degradation, corrosion phenomena, contamination effects, and package-induced thermomechanical stresses. These mechanisms can create latent defects or accelerate degradation processes that become apparent only during prolonged environmental exposure or field operation. Through selected industrial examples, the presentation illustrates how reliability risks evolve and propagate across increasingly integrated photonic products. Particular attention is given to the interfaces between semiconductor devices, optical post-processing layers, interconnect technologies, packaging elements, and other structural components of the system architecture. The discussion demonstrates how interactions among these elements can create complex failure paths that may not be evident when components are assessed in isolation. In some cases, system-level reliability requirements and integration-related failure mechanisms ultimately necessitate changes to the design of individual components, highlighting the strong interdependence between device design and product architecture. Building on these observations, the presentation highlights the importance of understanding the physical architecture of photonic systems. Reliability risks frequently originate at interfaces where optical, electrical, thermal, mechanical, and environmental sensitivities interact, creating cross-dependencies that may remain hidden when components are evaluated independently. A thorough understanding of component sensitivities, interface behavior, and resulting cross-dependencies is therefore essential for identifying and mitigating system-level failure mechanisms. Risk-management methodologies such as DFMEA are valuable tools, but their effectiveness ultimately depends on a sound understanding of the underlying architecture and interaction mechanisms. This broader perspective supports a shift from a purely component-centric view of reliability toward a system-level understanding of photonic products. By linking physical degradation mechanisms to architectural interfaces and component interactions, reliability can be assessed in terms of customer-relevant outcomes such as sensitivity loss, accuracy degradation, parametric drift, reduced signal-to-noise ratio, or catastrophic failure. This perspective provides a more effective framework for identifying and mitigating reliability risks in increasingly integrated photonic systems. While component reliability remains the foundation of robust photonic products, increasingly integrated systems demand a broader reliability perspective. Understanding system architecture, component interfaces, and integration-related interactions is essential for managing reliability risks and preserving functional performance throughout product lifetime. Meeting future challenges will require a holistic

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Invited Talks

reliability approach spanning the entire photonics value chain—from device physics to system architecture.



Michael Rogers is Senior Director of Quality and Head of Technology Quality Engineering at ams OSRAM, where he is responsible for quality engineering in new technology development and leads the global reliability and failure analysis laboratories for the Light Sensing and Photonics business. He received a Diplomingenieur degree (equivalent to an MSc) in Technical Chemistry, a Doctorate in Technical Physics, and a Master of Advanced Studies in Nanotechnology and Nanoanalytics from Graz University of Technology. He began his career in electron microscopy and semiconductor failure analysis, specializing in focused ion beam (FIB), transmission electron microscopy (TEM), and advanced materials characterization. Since joining ams OSRAM in 2007, he has held roles spanning defect engineering, process integration, product reliability, and global quality and reliability leadership. His professional interests include semiconductor reliability, optical sensing technologies, failure analysis, and reliability engineering across the photonics value chain.

(INV-6) Ultra-Reliable All-Liquid Interconnections for Power Electronics Components

Francesco Iannuzzo

Polytechnic of Turin, Italy



Time: Wednesday, 23 September 2026 at 13:20

Room: Graz Room (EI9)

Abstract: Power semiconductors are vulnerable to thermo-mechanical stress due to the use of solid-metal interconnect technologies such as wire bonding, soldering, and sintering. This presentation showcases a successful usage of room-temperature Gallium-based liquid-metal pastes for chip-level packaging of SiC MOSFETs. All chip-critical interconnects (die-attach, top-side, and gate connections) are implemented using liquid-metal, which remains liquid during operation. We tested the SiC MOSFETs for thermal and reliability performance. Liquid-metal packaged SiC

MOSFETs showed improved thermal performance and an order of magnitude increase in power cycling lifetime. Notably, the liquid-metal pastes are contained without the use of any encapsulation.



Francesco Iannuzzo is a professor of reliable power electronics with the Power Electronics Innovation Center (PEIC) at Politecnico di Torino, Italy. His research focuses on the reliability of wide-bandgap power devices (SiC MOSFETs, GaN HEMTs), their modeling and characterization, condition monitoring, simulation, and new driving concepts to improve reliability. Prof. Iannuzzo is the author or co-author of over 350 publications in journals and international conferences, five book chapters, and an edited book on Modern Power Electronic Devices. He has delivered over 50 technical seminars, keynotes, and several invited speeches on power electronic device reliability at top-tier conferences, including ISPSD, IRPS, EPE, ECCE, PCIM, and APEC. Furthermore, he is a Fellow of the U.S. Institute of Electrical and Electronics Engineers (IEEE). He has served as General Chair of ESREF 2018, IWIPP 2022 (International Workshop on Integrated Power Packaging), and EPE-ECCE Europe 2023.

(INV-7) **Active Auto Thinning (AAT): An AI-Driven Autonomous FIB Endpointing Method Based on Cut-Face Probability Inference and Image Interpolation for Advanced Memory Devices (Best Outstanding Paper Award at ISTFA 2025)**

Bryan Sang Hoon Lee
Micron Technology, USA



Time: Wednesday, 23 September 2026 at 16:00
Room: Linz Room (EI10)

Abstract: As semiconductor memory technologies continue to scale into the sub-10 nm regime, accurate endpoint determination during focused ion beam (FIB) thinning has become a critical challenge for transmission electron microscopy (TEM) sample preparation and failure analysis. Conventional passive auto thinning (PAT) workflows

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Invited Talks

rely on predefined fiducials and operator interpretation of processed scanning electron microscopy (SEM) images, limiting endpoint precision and increasing susceptibility to process variability, beam instability, and human error. This study presents an autonomous FIB thinning methodology, termed Active Auto Thinning (AAT), that integrates machine vision, artificial intelligence (AI), probability-based endpoint prediction, and image interpolation algorithms for real-time control of FIB milling in advanced DRAM and NAND devices. The proposed framework utilizes sequential Slice-and-View SEM datasets to reconstruct three-dimensional device geometry and train AI models capable of recognizing evolving cross-sectional features as milling progresses. Rather than relying on image data optimized for human visualization, the system analyzes detector-derived information directly, preserving high-frequency structural information and enabling enhanced endpoint sensitivity. During operation, probability maps generated from real-time SEM images are combined with interpolation-based distance estimation to predict the remaining distance between the current cut face and the target region of interest. A closed-loop control architecture continuously updates process parameters and autonomously determines milling termination conditions. Experimental validation was performed using advanced FIB-SEM platforms and applied to leading-edge memory devices. The AAT workflow demonstrated reliable identification of target cut faces, robust compensation for beam and process variations, and autonomous operation without operator intervention. Compared with conventional PAT methods, AAT produced thinner and more uniform TEM lamellae, achieving specimen thicknesses near 10-20 nm while maintaining nanometer-scale endpoint accuracy. Statistical evaluation across multiple DRAM samples yielded an average lamella thickness of 15.3 nm with a 2σ variation of 1.26 nm and target-centering accuracy within 0.72 nm (2σ). The resulting TEM specimens exhibited reduced three-dimensional projection effects, improved critical-dimension metrology capability, and enhanced structural fidelity. The implementation of AAT represents a transition from automated to truly autonomous FIB sample preparation by enabling dynamic decision-making based on real-time image inference rather than fixed process scripts. The methodology improves throughput, repeatability, and data quality while reducing dependence on operator expertise. These results demonstrate the feasibility of AI-driven autonomous endpoint detection and establish a foundation for scalable, high-throughput semiconductor failure analysis and future unmanned laboratory environments.



Bryan Sang Hoon Lee is a Principal Engineer in the Yield Enhancement and Technology Laboratory at Micron Technology (USA), where he develops advanced failure analysis and characterization solutions for next-generation memory devices. His expertise includes focused ion beam (FIB) technologies, transmission electron microscopy (TEM), machine vision, and AI-driven process automation for advanced memory device applications. Prior to joining Micron in 2021, he spent a decade at FEI Company (now Thermo Fisher Scientific), contributing to advanced FIB/SEM technologies and materials characterization solutions. Dr. Lee holds M.S. and Ph.D. degrees in Materials Science and Engineering from Seoul National University and The University of Texas at Dallas. His recent work focuses on autonomous laboratory workflows and real-time process control. Dr. Lee has authored and presented numerous technical papers at international conferences, including ISTFA, commercialized multiple patented technologies, and continues to advance autonomous failure analysis technologies for semiconductor manufacturing.

(INV-8) Reaching the BTI 10yrs Lifetime for 2.5V BEOL Compatible (<420°C) High Voltage Si-CMOS (Best Paper Award at IRPS 2026)

William Vandendaele
CEA-Leti



Time: Thursday, 24 September 2026 at 10:20
Room: Vienna Room (EI7)

Abstract: This paper investigates process options to fabricate reliable 420°C full Si CMOS high voltage transistors (reaching BTI 10yrs limit for both P/NMOS). The analysis of TiN based and Si-POLY gate with UV nanosecond laser annealing (UV-NLA), proves that TiN on SiO₂ even at 420°C is not reliable due the O-scavenging (detrimental for NBTI). Si-POLY gate using UV-NLA activation with 420°C high pressure passivation (HPD2) reaches the 10yrs limit at VOV = 2.3V (VG = 2.5V) for both P/NMOS without hydrogen radical annealing (H*), benefiting of UV-NLA fast high temperature transients. The interface traps creation during NBTI relies on gate materials concerning PMOS and, on

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Invited Talks

passivation scheme for NMOS during PBTI stress. The analysis of CET maps suggests a significant reduction of H-E' in SiO₂, both for electron (-/0) and holes (0/+) traps using high pressure passivation.



William Vandendaele received the M.Sc. ('07) degree in nanomaterial sciences at Grenoble INP and the Ph.D. degree from University of Grenoble-Alpes ('10) in microelectronics. He joined SOITEC in 2011 where he was head of the electrical characterization of the R&D department. Between 2014 and 2023, he is in charge of the electrical characterization, tests and reliability of GaN based substrates and devices for power electronics at CEA-LETI. Since 2023, he is involved in the development of 10nm FDSOI, Low Temperature SOI and Si-Photonics technologies as a characterization and reliability expert leading a small group of engineers and students. He has authored of more than 60 papers in international conferences or journals and holds 5 patents. He has been awarded with the IEEE IRPS 2018 and 2026 best papers. He is a former member of the RSD IEEE IEDM subcommittee and current member of the IEEE IRPS Gate/MOL subcommittee and ESREF. He has been a TPC member of IWN, GaN Marathon. He serves as regular reviewer for IEEE TED, EDL and Microelectronic Reliability.

DETAILED TECHNICAL PROGRAM

Industrial Session

2026 VIENNA
ESREF

Session IND: Industrial Session

Schedule: *Wednesday, 23 September 2026*
11:20 – 17:20

Room: *Villach Room (E18)*



Industrial Session

11:20 (IND-A5) **Eurofins MASER B.V.**
Booth A5



11:40 (IND-B11) **Trlnity Analysis Tech Co., Ltd.**
Booth B11



12:00 (IND-C2) **scia Systems GmbH**
Booth C2



13:20 (IND-A2) **JP Kummer Semiconductor Technology**
Booth A2



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Industrial Session

13:40 (IND-A3) **Kleindiek Nanotechnik**
Booth A3



14:00 (IND-A6) **Imina Technologies SA**
Booth A6



14:20 (IND-B2) **Microsanj**
Booth B2



14:40 (IND-B3) **Seiwa Optical Europe**
Booth B3



15:00 (IND-B5) **QZabre**
Booth B5



16:00 (IND-B6) **F&S BONDTEC Semiconductor**
Booth B6



DETAILED TECHNICAL PROGRAM

Industrial Session

2026 VIENNA
ESREF

16:20 (IND-B7) **SECTOR TECHNOLOGIES SAS**
Booth B7



16:40 (IND-B12) **QuantumDiamonds**
Booth B12



17:00 (IND-C1) **JEOL (Germany)**
Booth C1



Industrial Session

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session A-1

Session A-1: Quality and Reliability Assessment Techniques and Methods for Devices and Systems (Devices)

Chairs: Cora Salm, *University of Twente, Netherlands*
Edgar Olthof, *NXP Semiconductors, Netherlands*

Schedule: *Tuesday, 22 September 2026*
15:40 – 18:00

Room: *Villach Room (E18)*



15:40 (INV-4) **Picosecond Pulse Generation Methods for Die-to-Die ESD Testing (Best Paper Award at IPFA 2026)**
Christian Herpers
Fraunhofer EMFT, Germany



16:00 (A-1-1) **Coupling On-Chip Sensor with a Control and Repair Strategy to Monitor Memory Aging Evolution**
Fabian Vargas¹, Vache Galstyan², Gurgen Harutyunyan², Yervant Zorian³
¹*IHP - Leibniz Institute for High Performance Microelectronics, Germany*; ²*Synopsys, Armenia*; ³*Synopsys, United States*



16:20 (A-1-2) **Robustness of Memristor-Based Neuromorphic Inference under Stuck-at Faults and Variability**
Hassen Aziza¹, Hanzhi Xun², Moritz Fieback², Mottaqiallah Taouil³, Said Hamdioui², K. Coulié¹, W. Rahajandraibe¹
¹*Aix-Marseille University, France*; ²*Delft University of Technology, Netherlands*; ³*Delft University of Technology, France*



DETAILED TECHNICAL PROGRAM

Session A-1

2026 VIENNA
ESREF

16:40 (A-1-3) Characterisation of Leakage Current in Multilayer Bulk PZT Actuators

Ruth Houlihan, Anina Anju Balaraman, Russell Duane

Tyndall National Institute, Ireland



17:00 (A-1-4) Stochastic Aging Trajectory Prediction for LEDs under Different Aging Conditions

Andreas Zippelius, Elias Hufnagel, Gordon Elger

Technische Hochschule Ingolstadt, Germany



17:20 (A-1-5) Correlation of structural and electronic properties in (Al)GaN Heterostructures by Multi-mode Scanning X-ray Microscopy

Agnieszka Corley-Wiciak¹, Fleur Voortman², Manuel Stabentheiner³, Laura Neumann⁴, Pierre Everaere¹, Ennio Capria¹, Thu Nhi Tran Caliste¹, Michael Reisinger⁵, Tobias Schulli¹, Cedric Corley-Wiciak¹

¹ESRF - European Synchrotron Radiation Facility, France; ²University of Twente, Netherlands; ³Infineon Technologies Austria AG, Austria; ⁴Fraunhofer IKTS, Germany; ⁵KAI GmbH, Austria



17:40 (A-1-6) Not All Upsets Are Equal: A Measured Test of whether SECDDED suffices for Radiation-Exposed COTS Memory

Md Saad Memon¹, Rafal Graczyk², Jan Swakon³, Leszek Grzanka³, Sebastian Kusyk³, Mike Papadakis¹

¹University of Luxembourg, Luxembourg; ²Independent Researcher, Luxembourg; ³Institute of Nuclear Physics Polish Academy of Sciences (IFJ PAN), Poland



Session A-2: Quality and Reliability Assessment Techniques and Methods for Devices and Systems (Systems)

Chairs: Cora Salm, *University of Twente, Netherlands*
Edgar Olthof, *NXP Semiconductors, Netherlands*

Schedule: *Wednesday, 23 September 2026*
16:40 – 18:00

Room: *Graz Room (EI9)*



16:40 (A-2-1) Time Series-based On-Chip Prediction of Aging and Power Supply Noise-induced Delay Degradation

Nikolaos Zazatis¹, Konstantinos Varakliotis¹, Aikaterini Tsilingiri¹, Konstantinos Andrikopoulos¹, Christos Sotiriou², Marko Andjelkovic³, Fabian Vargas³

¹University Of Thessaly, Greece; ²University of Thessaly, Greece; ³IHP, Germany



17:00 (A-2-2) Generic Failure Rates Based on VITA 51.1 S2025 and AI-Assisted Reliability Prediction

Gernot Riedel, Yogesh G-V, Jürgen Schuderer
Hitachi Energy, Switzerland



17:20 (A-2-3) Comparative Sensitivity Analysis of High-speed Communication Cores on Flash-based FPGAs

Morgana Duni, Giorgio Cora, Corrado De Sio, Sarah Azimi, Luca Sterpone
Politecnico di Torino, Italy



17:40

(A-2-4) Comparing the Severity of the Environmental Tests across Standards

Donggeun Lee¹, H-J. Park², S-I. Sung³

¹Kyonngi University, South Korea; ²LIG Nex1 Co., South Korea; ³Kyonggi University, South Korea



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session B-1

Session B-1: Reliability for Nanoelectronics (Cryogenic Temperatures)

Chairs: Michael Walzl, *Institute for Microelectronics, TU Wien, Austria*
Alexander Grill, *imec, Belgium*
Katja Waschneck, *Infineon Technologies, Germany*

Schedule: *Tuesday, 22 September 2026*
11:00 – 13:40

Room: *Graz Room (EI9)*



11:00 (INV-2) Cryogenic Low-Noise Amplifiers for Quantum Computing: Engineering Noise and Thermal Properties

Cezar Zota
IBM Research Europe, Switzerland



11:40 (B-1-1) Hot-carrier Degradation Sense Effect at Cryogenic Temperature in 28NM FD-SOI Transistor

Goran Durand¹, Mikael Cassé², Xavier Federspiel¹, Philippe Galy¹, Emmanuel Vincent¹, Irina Ionica³
¹STMicroelectronics, France; ²CEA, France; ³CROMA, France



12:00 (B-1-2) Hot-Carrier Reliability of LDMOS Devices at Deep-Cryogenic Temperatures

Jonas Peis¹, Florian Seilmeier¹, Marc Strasser¹, Amelie Hagelauer²
¹Infineon Technologies AG, Germany; ²Fraunhofer Institute for Electronic Microsystems and Solid State Technologies EMFT, Germany



13:20 (B-1-3) Multi-Regime Trap Dynamics in Si/SiGe/Si MOSFET Current Transients at Cryogenic Temperatures

Felix Stampfl¹, Bram Veryser², Clement Godfrin², Bart Raes², Sylvain Baudot², Yosuke Shimura², Kristiaan De Greve², Alexander Grill², Michael Waltl¹

¹*Institute for Microelectronics, TU Wien, Vienna, Austria;* ²*imec, Leuven, Belgium*



Session B-2: Reliability for Nanoelectronics (Trap Physics, Low-Frequency Noise, and Reliability Modeling)

Chairs: Michael Walzl, *Institute for Microelectronics, TU Wien, Austria*
 Alexander Grill, *imec, Belgium*
 Katja Waschneck, *Infineon Technologies, Germany*

Schedule: Tuesday, 22 September 2026

13:40 – 16:40

Room: Graz Room (EI9)



13:40 (B-2-1) PSD-Based Low-Frequency Noise Characterization of FDSOI MOSFETs using a Low-Noise Measurement Setup: Impact of Setup-Induced Distortions

Paul Sommerer¹, Patrick Reisinger¹, Florian Wimmer², Bernhard Stampfer¹, Luca Pirro³, Markus Kollarik¹, Michael Walzl¹

¹*Institute for Microelectronics, TU Wien, Vienna, Austria;* ²*Institute for Microelectronics, TU Wien, Vienna, Austria;*

³*Globalfoundries, Germany*



14:00 (B-2-2) Statistical Extraction of Trap Parameters Using Array Test Chips to Study the Impact of Defects on Transistor Technologies

Martin E. M. Loesener¹, Florian Wimmer², Roberto Lacerda de Orio², Walter Pflanzl¹, Thomas Fröhlich³, Rainer Minixhofer¹, Dominic Waldhör², Tibor Grasser², Michael Walzl⁴

¹*ams-OSRAM AG, Austria;* ²*Institute for Microelectronics, TU Wien, Vienna, Austria;* ³*ams-OSRAM AG, Switzerland;* ⁴*Christian Doppler Laboratory for Single-Defect Spectroscopy at the Institute for Microelectronics, TU Wien, Austria*



DETAILED TECHNICAL PROGRAM

Session B-2

2026 VIENNA
ESREF

14:20 (B-2-3) Statistical Study of Low-Frequency Noise in NLA-Processed FDSOI nMOS Transistors

Patrick Reisinger¹, Florian Wimmer¹, Daphnée Bosch², Antoine Albouy², Xavier Garros², Perrine Batude², Tibor Grasser¹, Michael Waltl¹

¹Institute for Microelectronics, TU Wien, Vienna, Austria; ²CEA Leti, France



14:40 (B-2-4) Compact Physics-Based SPICE Framework for Reliability-Aware Circuit Simulation (COSMIC)

Josef Salzmann, Tibor Grasser, Michael Waltl

Institute for Microelectronics, TU Wien, Vienna, Austria



15:40 (B-2-5) Modeling the nitridation-related TAT (trap-assisted tunneling) in advanced high-k/metal gate transistors

Elhadji Alhousseyni Diallo, Tadeu Mota Frutuoso, William Vandendaele, Remy Gassilloud, Marie-Claire Cyrille, Claire Fenouillet-Beranger, Xavier Garros

Univ. Grenoble Alpes, CEA, Leti, France



16:00 (B-2-6) Stacked two-dimensional complementary field effect transistors

Pranavram Venkatram

Pennsylvania State University, United States



16:20 (B-2-7) Integration of high-k gate dielectrics with 2D semiconductors via self-oxidizing vdW metal seed-layers

Krishnendu Mukhopadhyay, Saptarshi Das

Penn State, United States



Session B-3: Reliability for Nanoelectronics (Memory and Interconnect Technologies)

Chairs: Michael Walzl, *Institute for Microelectronics, TU Wien, Austria*
 Alexander Grill, *imec, Belgium*
 Katja Waschneck, *Infineon Technologies, Germany*

Schedule: *Thursday, 24 September 2026*
 10:20 – 12:00

Room: *Vienna Room (E17)*



10:20 (INV-8) **Reaching the BTI 10yrs Lifetime for 2.5V BEOL Compatible (<420°C) High Voltage Si-CMOS**
 William Vandendaele
 CEA-Leti



10:40 (B-3-1) **Noise Spectroscopy of Defects in MIM Capacitors**
 Nishant Saini¹, Davide Tierno², Kristof Croes¹, Valeri Afanas'Ev¹, Jan Van Houdt¹
¹imec & KU Leuven, Belgium; ²imec, Belgium



11:00 (B-3-2) **Changes in lines under test containing artificially generated voids in molybdenum implanted molybdenum disilicide due to electromigration**
 Julia Baldauf
 CiS Forschungsinstitut für Mikrosensorik GmbH, Germany



DETAILED TECHNICAL PROGRAM

Session B-3

2026 VIENNA
ESREF

11:20 (B-3-3) Reliability of Ge-rich GeSbTe Stack Scaling in Phase-Change Memory

Jean Rottner, Quy-Khanh Nguyen, Guillaume Bourgeois, Antoine Salvi, Sylvain Gout, Kévin Guy, Leila Fellouh-Boutata, Mathieu Bernard, Simon Martin, Niccolo Castellani, Gabriele Navarro
Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France



11:40 (B-3-4) Electrical failure due to Adjacent word-line in H-passivated DRAM and characterization thereof

Woosic Kim, Daeun Choi, Kyunghwan Kim, Gijong Sung, Daesun Kim, Incheol Nam, Heeil Hong, Sangjun Hwang
Samsung Electronics, South Korea



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session C-1

Session C-1: Progress in Failure Analysis: Defect Detection and Analysis (Sample preparation and Package Level FA)

Chairs: Giovanna Mura, *SDIEE University of Cagliari, Italy*
Samuel Chef, *Temasek Laboratories NTU, Singapore*
Christian Hobert, *Sector Technologies SAS, France*

Schedule: Tuesday, 22 September 2026

16:40 – 18:00

Room: Graz Room (EI9)



16:40 (C-1-1) High-Sensitivity Detection of Microdefects in Scanning Acoustic Tomography Using Neighboring Waveform Integration and Local Contrast Normalization

Koki Rikimaru¹, Kenji Yasui¹, Kaoru Sakai¹, Masayuki Kobayashi², Kotaro Kikukawa², Shigeru Ohno²

¹Hitachi, Ltd., Japan; ²Hitachi Power Solutions Co., Ltd., Japan



17:00 (C-1-2) Beyond Defect Detection: Using Scanning Acoustic Microscopy (SAM) to Measure Subsurface Warpage in Flip-Chip Packages

Marcelo Gomes Abrantes¹, Jeffrey Gutierrez², Ugo Raia², Kim Baumans², Piet De Pauw², Houman Zahedmanesh¹

¹IMEC, Faculty of Engineering Sciences (KU Leuven), Belgium; ²IMEC, Belgium



17:20 (C-1-3) Submicron Multimodal Infrared Microscopy for Fast Localization and Identification of Sub-10 μm Contamination in Electronic Devices

Carolin Borbeck¹, Miriam Unger¹, Eoghan Dillon², Mustafa Kansiz², Michael K. F. Lo²

¹Photothermal Spectroscopy Corp GmbH, Germany; ²Photothermal Spectroscopy Corp, United States



17:40 (C-1-4) Adaptive Laser Ablation with Real-Time Depth and Material Sensing for Failure Analysis Sample Preparation

Oytun Tasgit, Claudia Radelow, Julia Keller, Henry Spott
3D-Micromac AG, Germany



Session C-2: Progress in Failure Analysis: Defect Detection and Analysis (Defect Localization and Physical Analysis)

Chairs: Samuel Chef, *Temasek Laboratories NTU, Singapore*
Christian Hobert, *Sector Technologies SAS, France*

Schedule: *Wednesday, 23 September 2026*
16:00 – 18:00

Room: *Linz Room (EI10)*



16:00 (INV-7) **Active Auto Thinning (AAT): An AI-Driven Autonomous FIB Endpointing Method Based on Cut-Face Probability Inference and Image Interpolation for Advanced Memory Devices (Best Outstanding Paper Award at ISTFA 2025)**

Bryan Sang Hoon Lee
Micron Technology, USA



16:20 (C-2-1) **Addressing Calibration Instabilities in Thermoreflectance Mapping of IGBT Metallization Using Physically-Constrained Reconstruction**

Mamadou Sanogo¹, Zoubir Khatir¹, Thierry Kociniowski²
¹UGE- SATIE, France; ²UVSQ - GEMaC, France



16:40 (C-2-2) **Edge-Induced Current Crowding and Joule Heating-Driven Degradation in Hydrogen-Ion-Modulated Oxide Memory Devices**

Hee Yeon Noh¹, Haripriya G. R.², Myoung-Jae Lee¹, Hyeon-Jun Lee¹
¹DGIST, South Korea; ²DGIST, India



17:00

(C-2-3) Electrical Open Localization with Quantum Diamond Microscopy

Christian Herpers¹, Claudia Hobelsberger¹, Max Gert Richter², Nicola Kovac³, Carla Moran Guizan¹, Tobias Zweifel¹, Dominik Muß¹, Daniela Zahn¹, Amelie Hagelauer⁴

¹Fraunhofer EMFT Institute for Electronic Microsystems and Solid State Technologies, Germany; ²School of Natural Sciences, Department of Chemistry, Technical University of Munich, Germany; ³Fakultät für Elektrische Energiesysteme & Informationstechnik, Universität der Bundeswehr München, Germany; ⁴Chair of Micro- and Nanosystems Technology, Technical University of Munich, Germany



17:20

(C-2-4) Microstructural Characterization for the Interface of Cu Plated SiO₂ Substrate Prepared Using the TORIZING Process by Scanning Transmission Electron Microscopy and Time-of-Flight Secondary Ion Mass Spectrometry

Masahiko Nishijima¹, Ming-Chun Hsieh², Sangmin Lee³, Takuya Nakagiri⁴, Rieko Okumura¹, Chuan-tong Chen⁵, Junji Yoshikawa⁶, Yuhei Kitahara⁶, Kimihiro Yamanaka⁴, Katsuaki Suganuma⁴

¹Flexible 3D System Integration Lab, SANKEN, Osaka University, Japan; ²F3D, Sanken, The University of Osaka, Ibaraki, Osaka, Japan; ³F3D, Sanken, The University of Osaka, Ibaraki, Osaka, Japan, South Korea; ⁴F3D, Sanken, The University of Osaka, Ibaraki, Osaka, Japan; ⁵F3D, Sanken, The University of Osaka, Ibaraki, Osaka, Japan, China; ⁶Okuno Chemical Co., Ltd, Osaka, Japan



17:40

(C-2-5) Thermo-reflectance monitoring in laser voltage imaging for effective bridge defects localization

Angelo Antonio Merassi
STMicroelectronics, Italy



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session D

Session D: Reliability of Microwave Devices and Circuits

Chairs: Matteo Meneghini, *University of Padova, Italy*
Valeria Rustichelli, *IRT Saint Exupery, France*
David Trémouilles, *LAAS-CNRS, France*

Schedule: *Tuesday, 22 September 2026*
14:40 – 15:00

Room: *Vienna Room (E17)*



14:40 (F2-1-7) Impact of the Kink Effect on the Dynamic Large-Signal Performance of GaN HEMTs

Qingyang Dong, Nuo Li, Ke Wei, Weijun Luo
Institute of Microelectronics, Chinese Academy of Sciences, China



Note: Due to the limited number of submissions in this session, this paper has been integrated into Session F2-1.

Session E-1: Packaging and Assembly Reliability and Failure Analysis (Health Monitoring and Chip Package Interaction)

Chairs: Paolo Cova, *University of Parma, Italy*
Olaf Wittler, *Fraunhofer, Germany*

Schedule: *Wednesday, 23 September 2026*
10:20 – 12:20

Room: *Graz Room (EI9)*



10:20 (E-1-1) Utilizing Emitter Resistance for Online Condition Monitoring of an IGBT Module
Narender Lakshmanan¹, James Abuogo², Thomas Radke¹, Jörg Franke², Josef Lutz², Thomas Basler²

¹Mitsubishi Electric Europe B.V., Ratingen, Germany, Germany; ²Chemnitz University of Technology, Chemnitz, Germany, Germany



10:40 (E-1-2) Exceptional reliability of low-stress direct-cooling intelligent power modules with enhanced manufacturing flexibility

Byeongchan Kim, Seongkwon Chu, Dongjin Kim
Korea Institute of Industrial Technology, South Korea



11:00 (E-1-3) Impact of Package Geometry and PCB Constraints on Drift of Bandgap Voltage Reference Circuits during Thermal Aging

Edinso Gabriel Marina Alonzo¹, René Theodora Hubertus Rongen², Michiel van Soestbergen², Pierre Turpin³, Patrick Tounsi⁴, Sonia Ben-Dhia⁴

¹NXP Semiconductors / Institut National des Sciences Appliquées (INSA), France; ²NXP Semiconductors, Netherlands; ³NXP Semiconductors, France; ⁴Institut National des Sciences Appliquées (INSA), France



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session E-1

11:20 (E-1-4) Aging Assessment of Thermally Regulated LFP Prismatic Cells Using DCIR and EIS Measurements

Marco Simonazzi, Andrea Toscani, Nicola Delmonte, Valentina Bianchi, Ilaria De Munari, Giovanni Chiorboli, Paolo Cova, Danilo Santoro

University of Parma, Department of Engineering and Architecture, Italy



11:40 (E-1-5) Integrating GaAs Optical Probes with Power Cycling: In-Gel Tj Sensing and Zth Monitoring

Danilo Santoro¹, Maryan Zino², Md Iftadul Islam Sakib², Sachin Kumar Bhoi², Gamze Egin Martin², Sajib Chakraborty², Paolo Cova¹, Nicola Delmonte¹, Omar Hegazy²

¹University of Parma, Department of Engineering and Architecture, Italy; ²Vrije Universiteit Brussel (VUB), ETEC Department, Belgium



12:00 (E-1-6) SAC Soldered Clips vs. DTS: A Clash of Failure Mechanisms and Current-Carrying Capacity

Knud Gripp¹, Jesco Beyer¹, Aylin Behrendt-Bicakci², Benjamin Fabian³, Frank Krüger³, Christian Kersting³, Anton-Zoran Miric³

¹HAW Kiel; FuE GmbH, Germany; ²HAW Kiel, Germany; ³Heraeus Electronics GmbH & Co. KG, Germany



Session E-2: Packaging and Assembly Reliability and Failure Analysis (Reliability and Characterisation of Packaging Materials)

Chairs: Kirsten Weide-Zaage, *RESRI IMS Leibniz Universität Hannover, Germany*

Schedule: *Wednesday, 23 September 2026*

13:20 – 16:40

Room: *Graz Room (EI9)*



13:20 (INV-6) Ultra-Reliable All-Liquid Interconnections for Power Electronics Components

Francesco Iannuzzo

Polytechnic of Turin, Italy



14:00 (E-2-1) Mechanical Stress Modulates Surface-Diffusion-Driven Morphology Changes in Subtractive Ru Nano-Interconnects

Houman Zahedmanesh¹, Gilles Delie², Myriam Vander Peer², Hajdin Ceric³, Ahmed Saleh², Marta Agati², Chen Wu², Seongho Park²

¹*imec, KU Leuven, Belgium*; ²*imec, Belgium*; ³*Institute for Microelectronics, TU Wien, Vienna, Austria*



14:20 (E-2-2) Reliability Testing of SMDs Using an Accelerated Mechanical Shear Fatigue Approach

Bernhard Czerny¹, Thomas Walter², Moritz Hartleb², Martin Kern³, Niklas Grill³, Golta Khatibi⁴

¹*University of Applied Sciences Burgenland, Austria*; ²*TU Wien, Austria*; ³*Forschung Burgenland, Austria*; ⁴*Institute of Chemical Technologies and Analytics, TU Wien, Austria*



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session E-2

14:40 (E-2-3) Corrosion-Induced Crack Formation in AlN AMB Substrates under Temperature Humidity Bias Conditions

Ralf Schmidt, Michael Endres, Robert Gospos, Patrick Dreher, Martin Neumann
SIEMENS AG, Germany



15:00 (E-2-4) Chip-Scale Interfacial Fracture Evaluation of Glass/Cu Metallization Using a Modified Four-Point Bending test

Seungmin Cho¹, Sangmin Lee¹, Minseo Kim², Masahiko Nishijima¹, Aiji Suetake¹, Junji Yoshikawa³, Yuhei Kitahara³, Chuantong Chen¹, Takuya Nakagiri¹, Ming-Chun Hsieh¹, Kimihiro Yamanaka¹, Katsuaki Suganuma¹

¹F3D, Sanken, The University of Osaka, Ibaraki, Osaka, Japan; ²F3D, Sanken, The University of Osaka, Ibaraki, Osaka, Japan; ³Okuno Chemical Co., Ltd, Osaka, Japan



16:00 (E-2-5) Individual Effect of Organic Electroplating Additives on Cu-Sn Degradation in Flip Chip Packaging

Jasper Coppen¹, Fatin Battal², Greta Terzariol³, Amar Mavinkurve³, Willem Van Driel¹, Yaiza Gonzalez-Garcia¹, Arjan Mol¹

¹Delft University of Technology, Netherlands; ²Radboud University, Netherlands; ³NXP Semiconductors, Netherlands



16:20 (E-2-6) Microstructural evolution of thick ultrasonic bonded copper wires

Liz Karanja¹, Pierre-Yves Pichon², Marc Legros¹

¹CEMES-CNRS, France; ²Mitsubishi Electric R&D Centre Europe, France



Session F1: Power Devices Reliability: Smart-Power Devices and Silicon Power Devices (Reliability of Power Devices and Related Materials)

Chairs: Michael Nelhiebel, *Infineon/KAI, Austria*
Thomas Basler, *TU Chemnitz, Germany*

Schedule: *Wednesday, 23 September 2026*
16:00 – 18:00

Room: *Vienna Room (E17)*



16:00 (F1-1) Evolution of inter and intragranular microstructure of Cu films and interconnects during in situ TEM heating cycles.

Liz Karanja¹, Sebastian Moser², Michael Reisinger², Marc Legros¹

¹CEMES-CNRS, France; ²KAI Kompetenzzentrum Automobil und Industrielektronik GmbH, Villach, Austria



16:20 (F1-2) Applicability of Charge Pumping in Measure-Stress-Measure Schemes for the Investigation of Trench-MOSFET Avalanche Degradation

Keanu Zenz¹, Gregor Pobegen¹, Florian Rigaud-Minet², Andrew Wood², Michael Walti³

¹KAI - Kompetenzzentrum Automobil- und Industrielektronik GmbH, Austria; ²Infineon Technologies AG, Austria;

³Institute for Microelectronics, TU Wien, Vienna, Austria



16:40 (F1-3) Investigation of Chip Bending Strain and Polyimide Delamination around Gate-Finger and Gate-Ring Regions in SiC MOSFETs under Short-Circuit Conditions Using a 2D Multiphysics FEM with Cohesive Zone Modelling

Mustafa Shqair, Emmanuel Sarraute, Frédéric Richardeau

LAPLACE, Université de Toulouse, Toulouse INP, CNRS, France



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session F1

17:00 (F1-4) Sub-grain-resolved Analysis of Degradation in Cu Metallization via Scanning 3DXRD and Thermomechanical Modeling

Nikhil Prabhu¹, Laura Neumann², Michael Reisinger³, James Ball⁴, Cedric Corley-Wiciak⁴, Manuel Petersmann³, Agnieszka Corley-Wiciak⁴, Carsten Dettlafs⁴, Jon Wright⁴, Martin Diehl¹

¹KU Leuven, Belgium; ²Fraunhofer IKTS, Germany; ³KAI GmbH, Austria; ⁴ESRF, France



17:20 (F1-5) Low-Cost Micro-Sized Ag–Si Composite Paste Sintering and Structural Reliability Analysis for SiC Power Modules

Chuantong Chen¹, Yang Liu¹, Minoru Ueshima², Masahiko Nishijima¹, Sangmin Lee¹, Katsuaki Suganuma¹

¹The University of Osaka, Japan; ²Daicel Corporation, Japan



17:40 (F1-6) TDDb in polymer-based galvanic isolators under asymmetric voltage waveforms: insights into the role of electromechanical stress

Gabriele Scarpiello¹, Matteo Greatti¹, Tarundeep Singh¹, Dario Paci², Donata Asnaghi³, Francesco Guzzi², Marco Salina³, Fabrizio Speroni², Michele Lauria³, Vincenzo Marano³, Alessandro Sottocornola Spinelli¹, Christian Monzio Compagnoni¹, Gerardo Malavena¹

¹Politecnico di Milano - Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB), Italy; ²STMicroelectronics, 20007 Cornaredo, Italy; ³STMicroelectronics, 20864 Agrate Brianza, Italy



Session F2-1: Power Devices Reliability: Wide-Bandgap Devices (SiC Power Devices)

Chairs: Matteo Meneghini, *University of Padova, Italy*
Valeria Rustichelli, *IRT Saint Exupery, France*
David Trémouilles, *LAAS-CNRS, France*

Schedule: *Tuesday, 22 September 2026*
11:00 – 15:00

Room: *Vienna Room (E17)*



11:00 (INV-1) Enabling Large Scale Implementation of Reliable WBG Devices from a Manufacturer's Viewpoint

Stefano Aresu
Infineon Technologies, Austria



11:40 (F2-1-1) Influence of High-Side Component and Intrinsic Parameters on SiC MOSFET Switching Dynamics Using Double Pulse Test

Thierno Abass Diallo¹, Laurent Dupont², Stéphane Lefebvre³, Jean-Pierre Fradin⁴, Joao Oliveira⁵, Michel Piton⁶

¹ENS Paris-saclay, France; ²Université Gustave Eiffel, France; ³CNAM Paris, France; ⁴ICAM Toulouse, France;

⁵IRT Saint-Exupéry, France; ⁶ALSTOM, France



12:00 (F2-1-2) Dynamic Current Balancing of Paralleled Trench SiC-Mosfet Devices Using Fully Digital Feedback Control

Ravi Nath Tripathi, Ichiro Omura
Kyushu Institute of Technology, Japan



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session F2-1

13:20 (F2-1-3) Carrier Lifetime Analysis on SiC Devices Using Open-Circuit Voltage Decay: Insight to Suppress Bipolar Degradation

Hiroaki Matsumori¹, Wataru Shimmi², Hitoshi Sakane³, Masashi Kato²

¹Nagoya institute of technology, Japan; ²Nagoya Institute of Technology, Japan; ³SHI-ATEX Co., Ltd., Japan



13:40 (F2-1-4) Threshold Voltage Instability in State-of-the-Art SiC Transistors: Experimental Analysis and Challenges

Giorgio Zappalà¹, Daniele Lideo¹, Carlo De Santi², Gaudenzio Meneghesso², Enrico Zanoni², Matteo Meneghini²

¹University of Padua, Italy; ²University of Padua, Italy



14:00 (F2-1-5) Gate Switching Stress Induced Hysteresis Modification of Silicon Carbide MOSFETs: Implication for Bias Dependent Trap Dynamics

Sven Thiele¹, Venkata Shanmukha Srivatsav Pakki¹, Holger Heinisch², Thomas Basler¹

¹Chair of Power Electronics, Chemnitz University of Technology, Germany; ²Engineering Power Components, Robert Bosch GmbH, Germany



14:20 (F2-1-6) Preconditioned BTI measurement with arbitrary gate preconditioning: A gated-diode-free readout for SiC MOSFETs

Johannes Kügler¹, Fabian Rasinger², Aleksey Mikhaylov², Gregor Pobegen¹

¹KAI GmbH, Austria; ²Infineon Technologies Austria AG, Austria



14:40 (F2-1-7) Impact of the Kink Effect on the Dynamic Large-Signal Performance of GaN HEMTs

Qingyang Dong, Nuo Li, Ke Wei, Weijun Luo

Institute of Microelectronics, Chinese Academy of Sciences, China



Session F2-2: Power Devices Reliability: Wide-Bandgap Devices (GaN Power Devices)

Chairs: Matteo Meneghini, *University of Padova, Italy*
Valeria Rustichelli, *IRT Saint Exupery, France*
David Trémouilles, *LAAS-CNRS, France*

Schedule: *Wednesday, 23 September 2026*
10:20 – 12:20

Room: *Vienna Room (E17)*



10:20 (F2-2-1) H-terminated Vertical GaN Diodes Under Electrical Stress: Characterization and Modeling

Ambra Maria Vianello¹, Simone Leonardo Longato¹, Manuel Fregolent¹, Fabiana Rampazzo¹, Matteo Buffolo², Dawei Wang³, Bingcheng Da³, Houqiang Fu³, Shisong Lou⁴, Cheng Chang⁴, Yuji Zhao⁴, Isabella Rossetto¹, Carlo De Santi¹, Gaudenzio Meneghesso¹, Enrico Zanoni¹, Matteo Meneghini²

¹Department of Information Engineering, University of Padua, 35131 Padua, Italy; ²Department of Information Engineering, University of Padua, 35131 Padua, Italy.; ³School of Electrical, Computer, Energy Engineering, Arizona State University, Tempe, AZ 85281, USA, United States; ⁴Department of Electrical and Computer Engineering, Rice University, Houston, TX 77005, USA, United States



10:40 (F2-2-2) Failure mechanisms of Schottky-Gate p-GaN HEMTs in Gate Reliability investigation

Alessio Pirani, Alberto Millefanti, Andrea Olietti, Lorenzo Cerati, Viviana Fezzi, Cristina Miccoli, Ferdinando Iucolano, Giansalvo Pizzo

STMicroelectronics, Italy



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session F2-2

11:00 (F2-2-3) Improvement of GaN HEMT Reliability by Reduction of Intrinsic Oxygen

Benjamin Weber¹, Michael Dammann¹, Peter Brückner¹, Martina Baeumler¹, Andreas Graff², Michel Simon-Najasek², Philipp Neining¹, Rüdiger Quay¹

¹Fraunhofer IAF, Germany; ²Fraunhofer IMWS, Germany



11:20 (F2-2-4) Threshold Voltage Instability in Schottky p-GaN Gate HEMTs Under Dynamic Gate Stress

Maurizio Millesimo¹, Angela Terracina², Santina Bevilacqua², Valeria Rustichelli³, Alfio Russo², Claudio Fiegna¹, Andrea Natale Tallarico¹

¹ARCES-DEI, University of Bologna, Italy; ²STMicroelectronics, Italy; ³IRT Saint Exupéry, France



11:40 (F2-2-5) Spatio-Temporal Strain-Imaging of Switching in GaN/Si High Electron Mobility Transistors

Cedric Corley-Wiciak¹, Nicolas Til Sammler², Boris Butej², Manuel Petersmann², Agnieszka Corley-Wiciak¹, Laura Neumann³, Juan-Manuel Carrillo-Larrea¹, Paul Schmiedeke⁴, Marc Strätgen⁵, Paul Antoine Douissard¹, Steven J. Leake¹, Peter Boesecke¹, Markus Sievers⁶, Michael Glavanovics⁶, Dionyz Pogany⁷, Michael Reisinger⁶, Tobias Schulli¹

¹ESRF - European Synchrotron Radiation Facility, France; ²KAI GmbH - Kompetenzzentrum Automobil- und Industrielektronik, Austria; ³Fraunhofer IKT, Germany; ⁴Infineon Technologies AG, Germany; ⁵Infineon Technologies Austria AG, Austria; ⁶KAI GmbH - Kompetenzzentrum Automobil- und Industrielektronik, Austria; ⁷Institute of Solid State Electronics, TU Wien, Austria



12:00 (F2-2-6) Radiative Recombination in p-GaN Gate HEMTs: The Role of an AlGaN Back-Barrier

Roland Strieder¹, Rajarshi Roy Chaudhuri², Boris Butej³, Manuel Stabentheiner⁴, Joao Lucas Gomes⁴, Christian Koller⁴, Clemens Ostermaier⁴, Dionyz Pogany⁵, Michael Walt²

¹Wolfgang Pauli Institute, Vienna, Austria; ²Institute for Microelectronics, TU Wien, Vienna, Austria; ³KAI GmbH, Austria; ⁴Infineon Technologies Austria AG, Austria; ⁵TU Wien, Vienna, Austria



Session F2-3: Power Devices Reliability: Wide-Bandgap Devices (GaN and SiC Power Devices)

Chairs: Matteo Meneghini, *University of Padova, Italy*
Valeria Rustichelli, *IRT Saint Exupery, France*
David Trémouilles, *LAAS-CNRS, France*

Schedule: *Wednesday, 23 September 2026*
13:20 – 15:20

Room: *Vienna Room (E17)*



13:20 (F2-3-1) Investigation of Planar Gate-Oxide Active Electron Detrapping for On-Line VGS(TH) Drift Compensation Using an X-Level Gate-Driver Topology in SiC MOSFET Phase-Leg under PWM Operation

Frédéric Richardeau¹, Mathis Picot-Digoix¹, Camille Bidaud², Jean-Marc Blaquièr¹, Sébastien Vinnac¹, Stéphane Azzopardi³, Long Thanh Le³

¹LAPLACE, *Université de Toulouse, Toulouse INP, CNRS, France*; ²Safran Tech Paris-Saclay - LAPLACE, *Université de Toulouse, Toulouse INP, CNRS, France*; ³Safran Tech Paris-Saclay, *France*



13:40 (F2-3-2) Impact of High Gate-Bias Stress on Interface Trap Density and Reverse Conduction in SiC Planar MOSFETs

Yu-Cheng Wang¹, Yen-Chun Lin¹, Prasannajeet Singh², Tsung-Yu Yu¹, Hsin-Chieh Liang¹, Pei-Tien Chen², Yi-Kai Hsiao³, Yogesh Singh Chuahan⁴, Hao-Chung Kuo², Tian-Li Wu², Chang-Ching Tu²

¹National Central University, *Taiwan*; ²National Yang Ming Chiao Tung University, *Taiwan*; ³Hon Hai Research Institute, *Taiwan*; ⁴India Institute of Technology Kanpur, *India*



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session F2-3

14:00 (F2-3-3) Exponential and Logarithmic Recovery Dynamics in GaN GITs Subjected to Hot-Carrier Stress

Nicolas Til Sammler¹, Boris Butej¹, Gregor Pobegen¹, Christian Koller², Clemens Ostermaier², Dionyz Pogany³

¹KAI GmbH - Kompetenzzentrum Automobil- und Industrieelektronik, Austria; ²Infineon Technologies Austria;

³Institute of Solid State Electronics, TU Wien, Austria



14:20 (F2-3-4) Fowler Nordheim Correction of Gate Oxide Thickness for TDDb Lifetime Measurement Improvement.

Marco Finocchiaro, Leonardo Gervasi, Alfio Russo, Erwin Schroer

STMicroelectronics, Italy



14:40 (F2-3-5) Single-Pulse Short-Circuit Ruggedness and Bias-Induced Oscillatory Behavior in latest-generation Commercial 650V p-GaN Schottky Gate GaN HEMTs

Kulisa Nanayakkara¹, Keiji Watanabe², Shuji Endo², Motoo Matsushita², Matoba Hirotsugu³, Shinichi Domae³, Alberto Castellazzi¹

¹Solid-State Power Processing Laboratory, Kyoto University of Advanced Science, Japan; ²Automotive Motor & Electronic Control Business Unit, Nidec Corporation, Japan; ³Nagamori Institute of Actuators, Kyoto University of Advanced Science, Japan



15:00 (F2-3-6) Threshold Voltage Instability in SiC MOSFET, Cascode GaN, and p-GaN HEMT Under MHz Gate Switching Stress

Rustam Kumar, Carlo De Santi, Gaudenzio Meneghesso, Enrico Zanoni, Matteo Meneghini

University of Padova, Padova, Italy



Session F3: Power Devices Reliability: Power Electronic Systems

Chair: Omar Hegazy, *Vrije Universiteit Brussel, Belgium*

Schedule: *Tuesday, 22 September 2026*

15:40 – 17:40

Room: *Vienna Room (E17)*



15:40 (F3-1) Investigation into the Dynamic Shift of Zero-Temperature Coefficient Considering On-Resistance in SiC MOSFETs at Low Gate Voltages

Zeng Xuan¹, Xiaohui Xu², Jingyang Hu³, Ying Zhao², Mengfei Xu², Yujie Zhao³, Haoze Luo³, Xiangning He³

¹College of Integrated Circuits Zhejiang University, China; ²Wuhan Institute of Marine Electric Propulsion, China;

³College of Electrical Engineering Zhejiang University, China



16:00 (F3-2) Non-Invasive Diagnosis of Localized Aging in VSC-HVDC DC-Link Capacitors via Differential Harmonic Impedance

Yong Yang¹, Jiajie Song¹, Yi Liu²

¹State Grid Economic and Technological Research Institute Co., Ltd., China; ²Tiangong University, China



16:20 (F3-3) Comparison of Two Multi-functional X-Level Gate-Drivers for Enhancing SiC MOSFET Short-Circuit Resilience and EMI Compliance

Camille Bidaud¹, Frédéric Richardeau², Mathis Picot-Digoix¹, Jean-Marc Blaquiere², Sébastien Vinnac², Emmanuel Sarraute², Stéphane Azzopardi¹, Thanh-Long Le¹

¹SAFRAN TECH, Paris - Saclay, France; ²LAPLACE, University of Toulouse, CNRS, INPT, France



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session F3

16:40 (F3-4) Characterization of On-State Voltage Measurement Circuits for Bidirectional Wide-Bandgap Semiconductors

Karla Draženović¹, Marinko Kovačić¹, Michael Glavanovics²

¹University of Zagreb Faculty of Electrical Engineering and Computing, Croatia; ²Infineon Technologies (KAI), Austria



17:00 (F3-5) A Sensor-Physics-Informed Neural Network for Remaining Useful Life Prediction of Aluminum Electrolytic Capacitors

Yi Liu¹, Zhiqiang Liu², Yao Ma¹, Yunhui Mei¹

¹Tiangong University, China; ²China First Automobile Works Group Co., Ltd., China



17:20 (F3-6) Reliability Investigation on High Voltage Power SiC Modules with High-Performance Joining Technology

Lukas Hein¹, Thomas Basler¹, Tobias N. Wassermann², Anton Rossin²

¹University of Technology Chemnitz, Germany; ²Infineon Technologies AG, Germany



Session G: Photonics Reliability

Chairs: Yannick Deshayes, *IMS Laboratory, France*
Michel Garcia, *III-V Lab, France*

Schedule: *Wednesday, 23 September 2026*
10:20 – 12:20

Room: *Linz Room (E110)*



10:20 (INV-5) From Device Reliability to System Reliability: Challenges Across the Photonics Value Chain

Michael Rogers
ams OSRAM AG, Austria



11:00 (G-1) Intrinsic and extrinsic drift of Dark Count Rate in 3D stacked Single-Photon Avalanche Diode (SPAD) after High Temperature Operating Life stress

Duc Tung Vu¹, Bastien Mamdy², Djihad Amina Djemmah¹, Thibauld Cazimajou³, Patrick Pittet³, Dominique Golanski², Sebastien Place², Isobel Nicholson⁴, Francis Calmon¹

¹Univ Lyon, INSA Lyon, INL, UMR5270, 69621 Villeurbanne, France; ²STMicroelectronics, 850 rue Jean Monnet, Crolles, France; ³Univ Lyon, Université Claude Bernard Lyon 1, INL, UMR5270, 69622 Villeurbanne, France;

⁴STMicroelectronics, 1 Tanfield, Inverleith Row, Edinburgh, United Kingdom



11:20 (G-2) New strategy for selecting commercial LEDs for space applications

Augusto Mura¹, Piero Spezzigu², Hugo Bourguignon², E. Courtade³, M. Fongral³, O. Gilard³, G. Mura⁴, Y. Deshayes¹

¹Université de Bordeaux, École Doctorale SPI, IMS, Bordeaux, France; ²Intraspec Technologies, France; ³CNES, France; ⁴Università degli Studi di Cagliari, Italy



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session G

11:40 (G-3) Reliability Assessment for InGaAs/InP Multi-cell Single Photon Avalanche Diode (MCSPAD) Integrated with Quenching Resistor

Heewon Bang¹, Bora Jeon², Seungchul Yang², Junghyun Kim², Ilgu Yun¹

¹Yonsei University, South Korea; ²Woorio Co., South Korea



12:00 (G-4) Modeling and Reliability Tests of 330 nm AlGaIn UV-A LED with Tunnel Junction

Jakub Pacuk¹, Francesco Piva¹, Nicola Roccato¹, Matteo Buffolo², Agnes M. D. M. Xavier³, Andy Allerman⁴, Shamsul Arafin³, Siddharth Rajan³, Carlo De Santi¹, Nicola Trivellin⁵, Gaudenzio Meneghesso¹, Enrico Zanoni¹, Matteo Meneghini²

¹Department of Information Engineering, University of Padova, Padova, Italy; ²Department of Information Engineering; Department of Physics and Astronomy, University of Padova, Padova, Italy; ³Department of Electrical and Computer Engineering, The Ohio State University, Columbus, USA, United States; ⁴Sandia National Laboratories, Albuquerque, USA, United States; ⁵Department of Information Engineering; Department of Industrial Engineering, University of Padova, Padova, Italy



Session H: MEMS and Sensor Reliability

Chairs: Loukas Michalas, *Department of Electrical and Computer Engineering, Democritus University of Thrace, Greece*

Schedule: *Wednesday, 23 September 2026*
13:20 – 15:20

Room: *Linz Room (E110)*

**13:20 (H-1) Buckling-limited reliability of (Mo, SiN_xO_y/SiN_x) MEMS Micro Hotplates**

Katrin Unger¹, Stefanie Aichhorn¹, Paulina Piller¹, Manu Garg¹, Munir Azeem Syed¹, Andrianov Nikolai¹, Florentyna Sosada-Ludwikowska², Larissa Egger², Olga Casals³, Daniel Prades⁴, Andreas Tekautz⁵, Michael Donnelly⁵, Ali Roshanghias¹, Clement Fleury¹

¹*Silicon Austria Labs GmbH, 8010 Graz, Austria;* ²*Materials Center Leoben Forschung GmbH, Vordernberger Straße 12, 8700 Leoben, Austria;* ³*Universitat de Barcelona, Gran Via De Les Corts Catalanes 585, Barcelona 08007, Spain;* ⁴*Universitat de Barcelona, Spain; Technische Universität Braunschweig, 38092 Braunschweig, Germany, Spain;* ⁵*UnravelTEC OG, 8010 Graz, Austria*

**13:40 (H-2) Electrical Properties of HfO₂ thin films for Application in RF-MEMS Capacitive Switch**

Ioannis Kochylas¹, Paolo Martins², John Theocharis¹, Doriane Jussey³, Aymen Mahjoub⁴, Etienne Eustache⁴, Maria Giannouri¹, Afshin Ziaei², George Papaioannou⁵

¹*National and Kapodistrian University of Athens, Greece;* ²*Thales Research & Technology, France;* ³*Thales TRT, France;* ⁴*Thales Research and Technology, France;* ⁵*University of Athens, Greece*



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Session H

- 14:00** (H-3) **Viscoelastic Behaviour of the ADGM1001 RF MEMS Switch Technology**
Russell Duane¹, Ruth Houlihan¹, Brendan Sheehan¹, Padraig Fitzgerald², Michael Twohig²
¹Tyndall National Institute, Ireland; ²Analog Devices International, Limerick, Ireland
- 14:20** (H-4) **Electrical, chemical, and structural reliability of HfO₂/SiO₂ gate-stack ISFETs**
Vladimir Kolkovsky, Eberhard Kurth
Fraunhofer IPMS, Germany
- 14:40** (H-5) **Exploiting Machine Learning for Assessing the Pull-In Voltage in Bridge Type RF MEMS Capacitive Switches**
Loukas Michalas
Department of Electrical and Computer Engineering, Democritus University of Thrace, Greece
- 15:00** (H-6) **Effect of the temperature and humidity on quasi-static piezoactuated micromirrors.**
Paola Sabrina Barbato, Christian Verrengia Caporossi, Valeria Casuscelli, Immacolata Pedaci
STMicroelectronics Srl, Italy



Session I: Extreme environments, Radiation and ESD

Chairs: tba,

Schedule: Thursday, 24 September 2026

10:20 – 12:00

Room: Graz Room (E19)



10:20 (I-1) Filtered High-Energy X-Ray Generator as an Alternative to Cobalt-60 for Total Ionizing Dose Testing of Electronics

Guillaume Carpentier¹, Jérôme Boch², Frédéric Saigné², Tadec Maraine², Julien Favrichon¹

¹The French Alternative Energies and Atomic Energy Commission CEA, France; ²University of Montpellier, France



10:40 (I-2) A Unified Bulk Electron Mobility Model for 4H-SiC from Cryogenic to High Temperatures

Giacomo Drudi, Luigi Balestra, Susanna Reggiani

ARCES and DEI, University of Bologna, Bologna, Italy



11:00 (I-3) TDDb Quantitative Analysis of Heavy-Ion Irradiation Fluence Effects on SiC MOSFET Gate Damage

Qifei Yuan

yuanqifei2022@163.com, China



11:20 (I-4) Study of the effects of the gate switch and repetitive short-circuit stress tests on the neutron failure rate of SiC power MOSFETs

Francesco Pintacuda¹, J. Oliveira², O. Perrotin³, L. Guillot³, F. Coccetti², F. Tilhac³, C. Cazzaniga⁴, M. Kastriotou⁴, C. Frost⁴, F. Principato⁵

¹STMicroelectronics, Italy; ²IRT Saint Exupéry, France; ³ALTER TECHNOLOGY FRANCE, France; ⁴ISIS Facility, UKRI-STFC, Rutherford Appleton Laboratory, United Kingdom; ⁵Palermo University, Italy



11:40 (I-5) Machine learning approach to predict package dependent parameters of the CDM waveforms

Leonardo Di Biccari, Paolo Valente, Alessandro Valerio
STMicroelectronics, Italy



Session J: Automotive and Industrial Electronic Reliability

Chairs: Christoph Hametner, *Institute of Mechanics and Mechatronics, TU Wien, Austria*

Schedule: *Tuesday, 22 September 2026*

13:20 – 15:00

Room: *Villach Room (EI8)*



13:20 (INV-3) **tba**
Wenzel Prochazka
NXP Semiconductors, Austria



14:00 (J-1) **Temperature-dependent calendar aging of Na₃V₂(PO₄)₂F₃/Hard Carbon Sodium-Ion Batteries: Activation Energy and Degradation Behavior**
Clément Lesage¹, Olivier Briat², Jean-Philippe Bellomo³, Jean-Michel Vinassa²
¹*Univ. Bordeaux, CNRS Bordeaux INP, IMS, UMR 5218, F-33400 Talence, France/Alstom Transport SA, F-65600 Séméac, France;* ²*Univ. Bordeaux, CNRS Bordeaux INP, IMS, UMR 5218, F-33400 Talence, France;* ³*Alstom Transport SA, F-65600 Séméac, France*



14:20 (J-2) **Thermal Reliability Assessment Of Automotive HPC Platforms Using MCMC Based Mission Profiles And Physics Of Failure Models**
Ze Cellier¹, Dong Yang², Haikuan Qiu², Weijun Wang², Daniel Oliveira¹
¹*Stellantis France;* ²*Stellantis North America, United States*



14:40 (J-3) **A Reliability Spectrum Analysis Method for Vibration Isolator Selection in Automotive Inverters**
Yi Liu, Rui Song, Yunhui Mei
Tiangong University, China



DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Posters

Postersession

Schedule: *Tuesday, 22 September 2026*

17:40 – 20:00

Room: *Conference Venue*



- | | |
|-------------|--|
| A-P1 | Steady-state Thermal Modeling Method Considering Thermal Coupling Effect for Power Electronic Equipment
Chunlin Lv, Yichen Xie, Yan Zhang
<i>Xi'an Jiaotong University, China</i> |
| A-P2 | A Physics-Informed Gray-Box Model for Multi-Step Forecasting of Transformer Top-Oil Temperature
Yihan Chen ¹ , Mingyao Ma ¹ , Wenting Ma ¹ , Rui Zhang ²
<i>¹Hefei University of Technology, China; ²Sungrow Smart Maintenance Technology Co., Ltd, China</i> |
| A-P3 | ElectroChemical Migration (ECM) in Harness and Connectors for Harsh environments
Sakthivel Kandasamy
<i>SLB, France</i> |
| A-P4 | An Industrial Reliability Evaluation Framework for Capacitors Under Accelerated Aging Tests
Chunlin Lv, Boyang Jin, Pingjunjin Tan, Jinjun Liu
<i>Xi'an Jiaotong University, China</i> |
| A-P5 | A reliability optimisation method based on an improved Kriging approximation model
Hao Chen, Shanxue Zhao, Xuerong Ye
<i>Harbin Institute Of Technology, China</i> |

- A-P6** **Moisture uptake detection in 3D printed composite materials through relaxation peak tracking Using Impedance spectroscopy**
Anwar Benjana¹, Corinne Dejous¹, Jalal El Yagoubi², Isabelle Bord Majek¹
¹Univ. Bordeaux, CNRS, Bordeaux INP, IMS, UMR 5218, F-33400, Talence, France; ²Univ. Bordeaux, CNRS, Bordeaux INP, I2M, UMR 5295, F-33400, Talence, France
- A-P7** **Failure Analysis of Selective Short Circuit in Chip Ceramic Capacitors Influenced by Large Mass Components**
Shuai Wang¹, Meng Cao¹, Xinran Lv², Xiaoran Cheng¹, Zhibin Wang¹
¹China Aerospace Components Engineering Center, China; ²Supply Chain Center of China Academy of Space Technology, China
- A-P8** **Avalanche Impedance Measurements on GaN Vertical P-N Diodes and Si Commercial Devices**
Alberto Marcuzzi¹, Carlo De Santi¹, Manuel Fregolent¹, Giacomo Biasin¹, Simone Leonardo Longato¹, Junrui Lyu², Allison Brand², Mohammed El Amrani³, Zhengliang Bian², Julien Buckley³, Woong Kwon⁴, Hiroshi Amano⁵, Gaudenzio Meneghesso¹, Enrico Zanoni¹, Matteo Meneghini⁶, Srabanti Chowdhury²
¹Department of Information Engineering, University of Padova, Italy; ²Department of Electrical Engineering, Stanford University, United States; ³Univ. Grenoble Alpes, CEA, Leti, France; ⁴(Formerly with) Graduate School of Engineering, Nagoya University, Japan; ⁵Institute of Materials and Systems for Sustainability (IMASS) and Institute for Advanced Research, Nagoya University, Japan; ⁶Department of Information Engineering, Department of Physics and Astronomy, University of Padova, Italy
- A-P9** **A Modified Zeller-Based Empirical Method for Cosmic-Ray FIT Estimation for High-Voltage Disk Diodes and Thyristors**
Sajad Ansari, Yangang Wang
Dynex Semiconductor Limited, United Kingdom
- A-P10** **Non-destructive detection of counterfeit amplifiers through electrical, thermal and electro-thermal inspection: a comparative study**
Giovanna Mura¹, Francesca Brodu², Simone Carta²
¹DIEE- University of Cagliari - Italy; ²DIEE- University of Cagliari- Italy

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Posters

- B-P1** **A Meta-study of BTI in GAA nano-sheet technology for reliability prediction**
Mamta Dhyani, Joseph B. Bernstein
Ariel University, Israel
- B-P2** **Denoising Strategy for VCM-based ReRAM Devices**
Fabiana Taglietti, Kristoffer Schnieders, Yang Chen, Daniele Storelli, Stefan Wiefels
Peter-Grünberg-Institut 7 (PGI-7), Forschungszentrum Jülich GmbH, Jülich, Germany
- B-P3** **Statistical Extraction of Random Telegraph Noise Parameters from Large-Scale N-MOSFET Arrays using Hidden Markov Models**
Tomomi Ishikawa¹, Takuma Hamasaki², Akinobu Teramoto¹
¹Research Institute for Semiconductor Engineering, Hiroshima University, Japan; ²Graduate School of Advance Science and Engineering, Hiroshima University, Japan
- B-P4** **Electromigration reliability modelling: from full-physics to surrogate models for efficient uncertainty quantification**
Ahmed Sobhi Saleh¹, Hajdin Ceric², Kristof Croes¹, Robin Callens³, Ben Van Bavel³, David Moens³, Ingrid De Wolf⁴, Houman Zahedmanesh⁴
¹IMEC, Belgium; ²Institute for Microelectronics, TU Wien, Vienna, Austria; ³KU Leuven, Belgium; ⁴KU Leuven & IMEC, Belgium
- B-P5** **Influence of single Charge-Trap on Drain Current in nanoscale MOSFET**
Martin Apro, Alicja Michalowska-Forsyth
Graz University of Technology, Institute of Electronics, Austria
- B-P6** **Self-Healing in Bi₂SeO₅-Gated MoS₂ FETs: From Counterclockwise Hysteresis to Reversible PBTI**
Jianming Huang, Shaokai Zhou, Hao Li, Haihui Cai, Yury Yurievich Illarionov
L2DON, MSE Department, Southern University of Science and Technology, Shenzhen, China
- B-P7** **Optimal Current Regime for Reliable Switching of Perpendicular SOT-MRAM**
Bernhard Pruckner, Viktor Sverdlov, Siegfried Selberherr
Institute for Microelectronics, TU Wien, Vienna, Austria

- C-P1** **Alternative physical analysis on 100V p-GaN HEMTS for failure analysis and reliability**
Viviana Fezzi, Francesco Cazzaniga, Andrea Serafini, Alessio Pirani, Giansalvo Pizzo, Alberto Millefanti, Andrea Olietti, Cristina Miccoli
STMicroelectronics, Italy
- C-P2** **Research on Leakage Failure Analysis of Supercapacitors Based on Reliability Physics**
Chengcheng Chen, Gang Zhu, Yaru Jiang, Guanghui He, Luo Hongwei
China Electronic Product Reliability and Environment Test Research Institute, China
- C-P3** **Adaptive Ant Colony-Expectation-Maximization Hybrid Clustering for Clustered Single-Bit Failure Detection in DRAM Failbit Maps**
Jeong-eon Ahn, Hyung-gun Kim, Kwang-won Lee, Du-an Sun, Myung-Gyun Choi, Chang-soo Lee, Hee-il Hong
Samsung Electronics, South Korea
- C-P4** **Integrated EOTPR and 3D XRM for non-destructive structural failure analysis in chip-scale packages**
Tianhan Liu¹, Yuanyang Liu¹, Zongbei Dai¹, Shaohua Yang¹, Hao Zhao¹, Yufeng Liu¹, Wei Li¹, Liang Fang¹, Hongbo Qin², Liang Tan³, Anyong Cai⁴
¹China Electronic Product Reliability and Environmental Testing Research Institute (CEPREI), China; ²School of Mechanical and Electrical Engineering, Guilin University of Electronic Technology, China; ³Guilin Power Capacitor Co., Ltd., China; ⁴Guilin Zhiyuan Power Electronics Co., Ltd., China
- C-P5** **Localization of heating structures with a Scanning Thermal AFM technique coupled with lock-in amplifier**
Guillaume Bascoul, Adrien Siguier
CNES Centre National d'Etudes Spatiales, France
- C-P6** **Preparation-Induced Artefacts in PZT MLCCs: Implications for Microstructural Analysis**
Anina Anju Balaraman, Catriona Kenny, Ruth Houlihan
Tyndall National Institute, Ireland

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Posters

E-P1 **Detection of Bond Wire Lift-Off Using Machine Learning on Switching Waveforms of Two Paralleled SiC-MOSFETs**

Kazune Idei¹, Jonas Müller², Hauke Lutzen², Nando Kaminski², Shin-Ichi Nishizawa³, Wataru Saito³

¹Interdisciplinary Graduate School of Engineering Sciences (IGSES), Kyushu University, Japan; ²Institute for Electrical Drives, Power Electronics and Devices (IALB), University of Bremen, Germany; ³Research Institute for Applied Mechanics (RIAM), Kyushu University, Japan

E-P2 **From Sample Preparation to Generative AI: A Comprehensive Characterization Workflow for Reliability Assessment of SAC305 Solder Interconnects**

Charlotte Cui¹, Roland Brunner², Fereshteh Falah Chamasemani², Pryia Paulachan², Rahulkumar Jagdishbhai Sinojiya², Jödis Rosc², Michael Tkadletz³, Michael Reisinger⁴, Peter Imrich⁴, Walter Hartner⁵, Werner Robl⁵, Raphael Wilhelmer²

¹University of Leoben, Austria; ²Materials Center Leoben Forschung GmbH, Austria; ³Montanuniversität Leoben, Austria; ⁴Kompetenzzentrum für Automobil- und Industrielektronik GmbH, Austria; ⁵Infineon Technologies AG, Germany

E-P3 **Advanced Microstructural Characterization and Residual Stress Determination for Reliable Thin Films**

Rahulkumar J. Sinojiya¹, Charlotte Cui², Bernhard Sartory¹, Michael Tkadletz³, Michael Reisinger⁴, Peter Imrich⁵, Raphael Wilhelmer⁶, Johannes Zechner⁷, Werner Robl⁸, Roland Brunner⁹

¹Materials Center Leoben Forschung GmbH, Austria; ²University of Leoben, Austria; ³Technical University of Leoben, Austria; ⁴KAI GmbH, Austria; ⁵Kompetenzzentrum für Automobil- und Industrieelektronik GmbH, Austria; ⁶Materials Center Leoben Forschungs GmbH, Austria; ⁷Infineon Technologies Austria; ⁸Infineon Technologies AG, Germany; ⁹Material Center Leoben Forschung GmbH, Austria

E-P4 **Aging performance of Al₂O₃–Ni substrates with a graded metal ceramic interface**

Romain Raison¹, Sophie Guillemet-Fritsch², Thomas Herisson de Beauvoir², Aurélie Boisard³, Cyrille Duchesne⁴, Paul-Etienne Vidal¹

¹Laboratoire Génie de Production - University of Technology of Tarbes, University of Toulouse, France; ²CIRIMAT, INP CNRS, University of Toulouse, France; ³Safran Tech, France; ⁴DeepConcept, France

- E-P5 Characterization of Temperature-Dependent Moisture Sorption in Electronic Laminates under HAST and Climatic Stress**
Saman Kohnneh-Poushi¹, Rainer Pelzer², Florian Tschelisnig³, Katrin Unger¹
¹Electronic Sensors Unit, Silicon Austria Labs, Sandgasse 34, 8010 Graz, Austria; ²Infineon Technologies Austria AG, Siemensstrasse 2, 9500 Villach, Austria; ³R&D Electronic Solutions, AT & S Austria Technologie & Systemtechnik AG, Fabriksgasse 13, 8700 Leoben, Austria
- E-P6 Stress and Orientation Dependent Surface Diffusion in Ruthenium Nano-Interconnects: A Kinetic Monte Carlo study**
Po-Han Chen¹, Hajdin Ceric², Asif Shah Altaf³, Chih-Hsien Huang¹, Houman Zahedmanesh⁴
¹Department of Electrical Engineering, NCKU, Tainan, Taiwan; ²Institute for Microelectronics, TU Wien, Vienna, Austria; ³Department of Electronic Systems Engineering, IISc, Bangalore, India; ⁴imec, Leuven, Belgium
- E-P7 Lifetime Prediction and Improvement Mechanism of Palladium-coated Copper Wire under High Temperature Conditions**
Noritoshi Araki¹, Shinya Azuma², Motoki Eto³, Takashi Yamada³
¹Nippon Micrometal Corporation, Japan; ²Nippon Micrometal corporation, Japan; ³Nippon Micrometal Corporation, Japan
- E-P8 Highly reliable Cu sintered heat dissipation spacer for double side cooling power modules**
Junha Baik, Byeongchan Kim, Ha-Young Yu, Dongjin Kim
Korea Institute of Industrial Technology, South Korea
- E-P9 Spatial Diagnosis of TIM Degradation Patterns in IGBT Modules via Transient Thermal Impedance and Structure Function Analysis**
Yi Liu¹, Yunhui Mei¹, Zhaoyuan Gu², Zhengyun Zhu², Mingyang Gao², Aoxue Xu², Jian Luo²
¹Tiangong University, China; ²NARI Group Corporation (State Grid Electric Power Research Institute) NANJING NARI Power Semiconductor Company Ltd., China
- E-P10 Role of intermetallic compounds in system-level thermo-mechanics of 3D stacked packaging**
Ha-Young Yu, Junha Baik, Dongjin Kim
Korea Institute of Industrial Technology, South Korea

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Posters

- E-P11 Simplified Model of Degraded Thermal Resistance for Failure Prognostics in Power Modules**
Nobuyuki Shishido¹, Satoshi Nakano², Wataru Saito²
¹Kindai University, Japan; ²Kyushu University, Japan
- F1-P1 Determination of Polyimide Degradation by Electrochemical Setups and Analytical Characterization**
Florian Märzweiler¹, Valentin Jung², Maximilian Podsednik¹, Lars Varain¹, Günter Fafilek², Andreas Limbeck²
¹KAI GmbH, Austria; ²TU Wien, Austria
- F1-P2 Impact of the temperature coefficient of SiC MOSFETs on the power cycling lifetime**
Lukas Hein, Patrick Heimler, Josef Lutz, Thomas Basler
University of Technology Chemnitz, Germany
- F1-P3 Correlative examination of copper metallization layers using lab-based tomography and DFXM**
Laura Neumann¹, Michael Reisinger², Sebastian Moser², Marilyn Sarkis³, Yaozhu Li³, Carsten Dettels³, Sylvia Conzendorf¹, André Clausner¹, Cedric Corley-Wiciak³
¹Fraunhofer IKTS, Germany; ²KAI, Austria; ³ESRF, France
- F1-P4 Avalanche Ruggedness of 600V Ultra-Fast Silicon Diodes under UIS and ESD Stress Conditions**
Giuseppe Capasso¹, Alice Inverno¹, Antonio Porricelli¹, Alessandro Borghese², Mansha Kansal², Michele Riccio², Giovanni Breglio², Andrea Irace², Luca Maresca²
¹University of Napoli - Federico II, Italy; ²University of Naples - Federico II, Italy
- F2-P1 Direct observation of the V_{th} hysteresis effect on the switching characteristics of SiC MOSFETs**
Chihiro Kawahara, Shiro Hino
Mitsubishi Electric Corporation, Japan
- F2-P2 Negative Activation Energy Under Dynamic Stress of 650 V E-mode GaN HEMTs**
Matteo Dell'Andrea¹, Mirco Boito², Manuel Fregolent¹, Riccardo Fraccaroli¹, Isabella Rossetto¹, Carlo De Santi¹, Martina Ruvolo³, Marcello Giuffrida³, Maria Eloisa Castagna³, Ferdinando Iucolano³, Gaudenzio Meneghesso¹, Enrico Zanoni¹, Matteo Meneghini¹
¹University of Padova, Italy; ²Formerly with University of Padova. Now with Infineon Technologies, Italy; ³STMicroelectronics, Italy

- F2-P3** **Applicability of Gate Switching spectroscopy in 4H-SiC MOSFETs in the absence of holes by light-generated charge carriers**
Paul Stampfer¹, Christoph Leithold², Magdalena Weger³, Emil Hartl², Gregor Pobegen¹
¹KAI GmbH, Austria; ²Silicon Austria Labs, Austria; ³Infineon, Austria
- F2-P4** **Advanced Weibull Analysis of Dynamic H3TRB Reliability Tests in SiC Power Devices**
Michele Fiore¹, Mattia Musolino², Giuseppe Mauromicale², Gaetano Sequenzia³, Alessandro Sitta²
¹STMicroelectronics, University of Catania, Italy; ²STMicroelectronics, Italy; ³University of Catania, Italy
- F2-P5** **Characterization of Spatially Resolved Dynamic RDS_{on} Effects in Lateral GaN HEMTs**
Boris Butej¹, Dominik Wieland², Christian Koller², Dionyz Pogany³, Clemens Ostermaier²
¹Kompetenzzentrum Automobil- und Industrieelektronik GmbH, Austria; ²Infineon Technologies Austria AG, Austria; ³Institute of Solid State Electronics, TU Wien, Austria
- F2-P6** **Comprehensive Analysis of Worst-Case Dynamic RDS(ON) in Commercial p-GaN HEMTs: Influence of Bias and Temperature Under Soft-Switching**
Nasri Said¹, Maroun Alam¹, Valeria Rustichelli¹, Mohamed Matmat¹, Michel Perrel², David Tremouilles³, Jean-Guy Tartarin³, Fabio Coccetti¹
¹IRT Saint Exupéry, France; ²Thales Alenia Space, France; ³LAAS-CNRS, France
- F2-P7** **Frequency-Domain Investigation of Interface Trap Relaxation in SiC Power MOSFETs**
Wongani Moyo, Guillaume Vine, Stephane Baffreau, Paul-Etienne Vidal
University of Technology Tarbes Occitanie Pyrénées, France
- F2-P8** **Threshold Voltage Monitoring of SiC MOSFET during Power Cycling Test in a Multichip Setup**
Sarthak Swaroop Dash¹, Swapnil Sunil Roge¹, Christian Herold¹, Thomas Basler²
¹Chemnitz Power Labs GmbH, Germany; ²TU Chemnitz, Germany
- F2-P9** **Avalanche and Short Circuit Ruggedness of SiC MOSFETs with Embedded Schottky Barrier Diodes**
Heaklig Ayala¹, Asad Mahmood¹, Jose Ortiz Gonzalez¹, Saeed Jahdi², Olayiwola Alatise¹
¹University of Warwick, United Kingdom; ²University of Bristol, United Kingdom

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Posters

- F2-P10 New insight on temperature dependent degradation of p-GaN Gate During positive gate bias stress through capacitance measurement**
Harold Razafimanjaka¹, David Trémouilles², Maroun Alam³, Valeria Rustichelli³, Abdelhakim Bourennane², Laurence Allirand⁴
¹LAAS-CNRS, France; ²LAAS/CNRS, France; ³IRT St-Exupéry, France; ⁴Schaeffler, France
- F2-P11 Figure of Merit for Planar Power 4H-SiC MOSFET Under Short Circuit Operation**
Tien Anh Nguyen¹, Stéphane Lefebvre¹, Stéphane Azzopardi²
¹Laboratory SATIE - CNAM, France; ²SAFRAN TECH, France
- F2-P12 Effects of Deep P+ Structure on Single-Event Leakage Degradation in SiC Trench MOSFETs**
Yu Dong, Xiaoyu Yan, Yuzhu Liu, Chen Yang, Tiankun Liu, Jiande Liu, Pengfei Zhai, Jie Liu
Institute of modern physics, Chinese Academy of Sciences, China
- F2-P13 GaN HEMTs Dynamic Instabilities Caused by Gate Voltage Spikes via pGaN Potential Biasing**
Ludovic Roche¹, David Trémouilles¹, Emmanuel Marcault², Corinne Alonso¹
¹LAAS-CNRS, University of Toulouse, UPS, Toulouse, France; ²CEA, CEA Tech Occitanie, F-31670 Labège, France
- F2-P14 TDRC-Based Electron Mobility Extraction in 4H-SiC MOSFETs Validated by Hall Measurements**
Marika Van Orden¹, Paul Stampfer¹, Alberta Bonanni², Rajdeep Adhikari², Bogdan Faina², Thomas Aichinger³, Gregor Pobegen¹
¹Kompetenzzentrum Automobil- und Industrieelektronik GmbH, Austria; ²Institute of Semiconductor and Solid State Physics, JKU Linz, Austria; ³Infineon Technologies Austria AG, Austria
- F3-P1 Real Time Steady state Junction Temperature Estimation of DM9 Super Junction MOSFETs in HU3PAK**
Abhay Kumar, Sara Bourouga, Dario Catalano, Anselmo Gianluca Liberti
STMicroelectronics, Italy
- F3-P2 AI-Driven Framework for Frequency-Dependent ESL and ESR Estimation of DC-Link Capacitor in Inverter Applications**
Mohd Zubair Akhtar¹, Nima Tashakor¹, Gordon Elger², Silas Doerfer¹, Christian Sommer¹, Artjom Avakian¹
¹Volkswagen AG, Germany; ²Technische Hochschule Ingolstadt, Germany

- F3-P3** **Superimposed power cycling with fluid temperatures down to -30°C on SiC MOSFETs in double-sided cooled modules**
Tobias Lentzsch, Sandro Richter, Josef Lutz, Thomas Basler
Chair of Power Electronics, Chemnitz University of Technology, Germany
- F3-P4** **Environment-Adaptive Air-Duct Blockage Diagnosis for PV Inverters: A Temperature-Stratified Random Forest Approach**
Ming-Yao Ma, Ao-Jie Qin, Wei-Sheng Guo
Hefei University of Technology, China
- F3-P5** **Frequency-Domain Reflectometry for Early-Stage Degradation Detection**
Minxi Chen¹, Ali Ibrahim¹, Zoubir Khatir²
¹University Gustave Eiffel, SATIE Laboratory, France; ²University Gustave Eiffel, SATIE laboratory, France
- F3-P6** **A Reduced-Order Lumped Parameter Thermal Network for Internal Temperature Monitoring of Automotive DC-Link Capacitors**
Yi Liu, Shengxiu Xu, Yunhui Mei
Tiangong University, China
- F3-P7** **Early Cooling Transient Analysis of Die-Attach Degradation in SiC MOSFET Modules**
Zoubir Khatir¹, Richard Lallemand², Ali Ibrahim², Mounira Bouarroudj², Damien Ingrassio¹
¹Gustave Eiffel University, France; ²University Gustave Eiffel, France
- H-P1** **Investigation of Electrical Properties of AlN thin films for Potential Application in RF-MEMS Capacitive Switch**
Ioannis Kochylas¹, Jose Paolo Martins², John Theocharis¹, Doriane Jussey², Aymen Mahjoub², Etienne Eustache², Maria Giannouri¹, Afshin Ziaei³, George Papaioannou⁴
¹National and Kapodistrian University of Athens, Greece; ²Thales Research and Technology, France; ³Thales Research & Technology, France; ⁴University of Athens, Greece

DETAILED TECHNICAL PROGRAM

2026 VIENNA
ESREF

Posters

- H-P2 Reliability Study of a Monolithic Three-Axis MEMS Accelerometer with Asymmetric Three-Mass Structure for Life-Critical Cardiac Pacemaker Applications**
Shih Ching-Jui¹, Yeh Chia-Hung², Lin Yung-Chang¹, Huang Po-Wei¹
¹Department of Mechanical and Automation Engineering, Taiwan; ²Department of Industrial Engineering and Enterprise Information, Taiwan
- H-P3 A Critique of Tunneling Current Models for CMUTs with Silicon Nitride Membranes**
Sazzadur Chowdhury, Chukwuebuka Okoro
University of Windsor, Canada
- H-P4 Evaluation of Breakage Prevention Method for 2D MEMS Mirrors by Logging the Frequency**
Marlene Schneider¹, Bernd Deutschmann², David Brunner³
¹Institute of Electronics, TU Graz / Infineon Technologies Austria AG, Austria; ²Institute of Electronics, TU Graz, Austria; ³Infineon Technologies Austria AG, Austria
- I-P1 Long term effects of high TID on 45nm NAND**
Boubakr Rahmani¹, Alessandro Maria Romano¹, Stéphanie Anceau¹, Remi Granger², Luc Salvo²
¹CEA-Leti, 17 av. Des Martyrs 38054 Grenoble, France; ²Université Grenoble Alpes, CNRS UMR5266, Grenoble INP, Laboratoire SIMaP, 38000, France
- I-P2 Impact of Heavy-Ion Energy Straggling in SRAM Sensitive Regions on Single-Event Upset**
T. K. Liu, Q. Y. Chen, J. Liu, B. Ye, X. X. Lee, I. W. Yao, P. X. Zhao, J. D. Liu
Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou, China
- I-P3 Towards a Laser-to-Beam SEU/SEL Methodology**
Ricardo Ascazubi¹, Bahar Ajdari²
¹Intel, United States; ²Intel Corp., United States
- J-P1 Multi-strategy Burn-in Time Optimization Based on Weibull Distribution and Genetic Algorithm**
Zhiwei Zheng, Xuerong Ye, Cen Chen, Hao Chen, Guofu Zhai
Harbin Institute of Technology, China

J-P2 Small-Sample SOH Forecasting and RUL Prediction for Electric Vehicle Batteries via Constrained Degradation Trajectory Augmentation


Xinyi Zhang¹, Yixiao Jiang¹, Yunlong Li², Jing Luo², Chaojun Wang², Yuchen Song¹

¹Harbin Institute of Technology, China; ²Seres Auto Co.,Ltd, China

J-P3 Physics-Guided Spatiotemporal Temperature Estimation for Large-Format Lithium-Ion Batteries

Qian Xu¹, Mingyao Ma², Liping Mo², Tingzhi Jiang²


¹Hefei University of Technology, China; ²School of Electrical and Automation Engineering, Hefei University of Technology, Hefei, China



© Nawarit | stock.adobe.com

EcoEvent

Environment is VIP in Vienna



PUBLISHER:

TU Wien
Institute for Microelectronics
Gusshausstrasse 27-29/E360
1040 Vienna
AUSTRIA

Issue: August 27, 2026



© Mistervlad |
stock.adobe.com

Please note that the program is preliminary
and subject to change.